industry news
Subscribe Now

Riviera-PRO™ users to benefit from automatic UVM register generation plus the latest verification methodology libraries

Henderson, NV – June 18, 2019 – Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has introduced automatic UVM register generation to Riviera-PRO™, the company’s advanced verification platform. Accepting a CSV file or IP-XACT register description as an input, Riviera-PRO™ will, working at the Register Abstraction Layer (RAL) of UVM, output files as UVM register models, RTL register models, C headers and HTML.

In addition, libraries containing pre-compiled source code compliant with the latest versions of UVM (IEEE 1800.2-2107) and UVVM (2018.12.03), plus documentation and examples, have been added to Riviera-PRO™ to facilitate easier and better test bench creation.

“Both enhancements to Riviera-PRO are of great benefit to users,” comments Sunil Sahoo, Senior Corporate Applications Engineer. “Where the automatic generation of UVM register models is concerned, it provides major time-savings – certainly when the alternative is to hand-craft hundreds or thousands of register models. As for verification methodologies, we are dedicated to the provision of the most up-to-date libraries.”

Other new features in Riviera-PRO™, release version 2019.04, include:

  • SystemVerilog users can create nets of integral data types (typedef);
  • The SystemVerilog compiler can work with sources for which the filename (including path name) is longer than 259 characters;
  • VHDL packages can be translated to SystemVerilog;
  • Support for Microsoft Visual Studio 2017 has been added; and
  • Debugging (Toggle Coverage analysis for VHDL) has been enhanced to include logic level transitions to and from high resistance (Z). 

About Riviera-PRO™

Riviera-PRO™ addresses verification needs of engineers crafting tomorrow’s cutting-edge FPGA and SoC devices. The tool enables the ultimate testbench productivity, reusability, and automation by combining the high-performance simulation engine, advanced debugging capabilities at different levels of abstraction, and support for the latest Language and Verification Library Standards.

About Aldec

Established in 1984, Aldec is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, High-Performance Computing Platforms, Embedded Development Systems, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Leave a Reply

featured blogs
Mar 28, 2024
'Move fast and break things,' a motto coined by Mark Zuckerberg, captures the ethos of Silicon Valley where creative disruption remakes the world through the invention of new technologies. From social media to autonomous cars, to generative AI, the disruptions have reverberat...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Portenta C33
Sponsored by Mouser Electronics and Arduino and Renesas
In this episode of Chalk Talk, Marta Barbero from Arduino, Robert Nolf from Renesas, and Amelia Dalton explore how the Portenta C33 module can help you develop cost-effective, real-time applications. They also examine how the Arduino ecosystem supports innovation throughout the development lifecycle and the benefits that the RA6M5 microcontroller from Renesas brings to this solution.  
Nov 8, 2023
18,715 views