industry news
Subscribe Now

Renesas Introduces DDR5 Data Buffer for High-Performance Server and Cloud Service Applications

High-Speed, Low-Power Data Buffer Delivers Improved Speed and Bandwidth for DDR5 DRAM and Storage Class Memory Modules
Düsseldorf, September 9, 2020 – Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions and the industry leader in memory interface products, today announced a new high-speed, low-power DDR5 data buffer for data center, server, and high-performance workstation applications.
Advancements over the past few years in real-time analytics, machine learning, HPC, AI, and other memory and bandwidth-hungry applications have fueled explosive growth in server memory bandwidth requirements. The new JEDEC-compliant DDR5 data buffer 5DB0148 from Renesas enables significantly higher speeds and lower latency for load-reduced dual inline memory modules (LRDIMMs) that have become the cornerstone memory technology for this new class of applications. The first generation of DDR5 LRDIMMs based on Renesas components enable a bandwidth increase of more than 35 percent over DDR4 LRDIMMs operating at 3200 MT/s.
 
“As the industry’s complete DDR5 solution provider, we are working closely with customers and ecosystem partners to launch a vastly expanded portfolio of memory solutions into production,” said Rami Sethi, Vice President, Data Center Business Division at Renesas. “Our DDR5 data buffers are critical to enabling high performance DRAM solutions such as LRDIMMs, alternative high density modules and heterogeneous memory solutions, all of which empower a new generation of high performance computing applications.”
 
The Renesas DDR5 Data Buffer maximizes channel eye opening for systems that are heavily loaded through a combination of capacitive load reduction, data alignment, and signal recovery techniques. This allows server motherboards with a large number of memory channels and slots and complex routing topologies to run at maximum speed, even when fully populated with high-density memory. Additionally, improvements in the DDR5 modules definition allow for lower power supply voltages (1.1V vs 1.2V in DDR4), on-DIMM voltage regulation, and implementation of advanced control plane architectures with the use of the SPD Hub and modern control bus communications such as I3C.                          
Renesas is the longest running supplier of memory interface products in the industry with a history of developing complete chipset solutions since the inception of dual inline memory modules. As part of a complete family of solutions, the new Renesas DDR5 data buffer 5DB0148 is optimized to work seamlessly with the other DDR5 Renesas components on an LRDIMM memory module, including the power management IC P8900, the registered clock driver 5RCD0148, the SPD Hub SPD5118, and the temperature sensor TS5111. Memory vendors deploying Renesas chipset solutions are assured of full interoperability and robust quality.
 
Availability
The DDR5 data buffer 5DB0148 is sampling to qualified customers. For additional information, visit www.idt.com/5db0148.
 
 
About Renesas Electronics Corporation
Renesas Electronics Corporation (TSE: 6723) delivers trusted embedded design innovation with complete semiconductor solutions that enable billions of connected, intelligent devices to enhance the way people work and live. A global leader in microcontrollers, analog, power, and SoC products, Renesas provides comprehensive solutions for a broad range of automotive, industrial, Infrastructure, and IoT applications that help shape a limitless future. Learn more at renesas.com. Follow us on LinkedInFacebook, Twitter, and YouTube.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

ROHM's 4th Generation SiC MOSFET
In this episode of Chalk Talk, Amelia Dalton and Ming Su from ROHM Semiconductor explore the benefits of the ROHM’s 4th generation of silicon carbide MOSFET. They investigate the switching performance, capacitance improvement, and ease of use of this new silicon carbide MOSFET family.
Jun 26, 2023
34,426 views