industry news
Subscribe Now

Renesas Electronics and Codeplay Collaborate on OpenCL™ and SYCL™ for ADAS Solutions

Open Standard Software Frameworks Facilitate Development Using Renesas’ R-Car SoCs to Deliver Computer Vision and Cognitive Processing

SANTA CLARA, Calif., September 12, 2017 ― Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, and Codeplay Software Ltd., experts in high-performance compilers and software optimization for multi-core processing, today announced their collaboration to deliver ComputeAorta™, Codeplay’s OpenCL open standard-based software framework for Renesas R-Car system-on-chips (SoCs). The framework will be available first on R-Car H3 as a proof of concept, then focusing on R-Car V3M and other R-Car SoCs of the Renesas autonomyTM Platform for advanced driving assistance system (ADAS) and automated driving. The new framework is designed to support software development for the R-Car’s latest image recognition IP, the IMP-X5, a multi-threading core optimized for computer vision and cognitive processing. Codeplay will also provide R-Car with ComputeCpp™, an implementation of the SYCL™ open standard, enabling single source C++ software for high level and object-oriented programming. The result of this collaboration provides developers with standard software development tools and support for a wide range of open source computer vision or open source deep learning software, such as TensorFlow™ library. Developers will be able to focus on innovation, while benefiting from the high performance and low-power benefits of the R-Car SoCs. They can reuse their initial software assets or take advantage of the latest innovations in computer vision and cognitive processing, minimize porting effort and accelerate time-to-market.

Codeplay and Renesas will be running OpenCL computer vision demonstrations on R-Car H3 SoC at AutoSens 2017, which will be held in Brussels, Belgium, from September 19-21, at Codeplay booth #28.

“Computing performance is an essential factor in enabling highly-advanced computing platforms for autonomous cars” said Jean-Francois Chouteau, Vice President of Renesas Global ADAS Centre. “Renesas’ exclusive IMP-X5 computer vision IP plays a key role within the R-Car SoCs to deliver these advanced features and enhance safety. Giving access to Renesas’ computer vison hardware with OpenCL and SYCL through collaboration with Codeplay will enable our customers to accelerate time-to-market while achieving an outstanding performance benefit in their ADAS designs. This demonstrates the value of our “Renesas autonomy” platform for ADAS and automated driving.”

“OpenCL is a widely adopted open standard providing an efficient framework to support heterogeneous computing platforms,” said Andrew Richards, CEO, Codeplay. “Our ComputeAorta and ComputeCpp platforms will enable advanced vision and deep learning developers to use the familiar programming standards of OpenCL and SYCL and quickly benefit from R-Car’s advanced IMP-X5 computer vision IP.”

Key features of the ComputeAorta and ComputeCpp software frameworks for R-Car 

High computing performance from multi-threading frameworks

The ComputeAorta framework provides an OpenCL hardware abstraction layer that enables Tier1s and OEMs to take advantage of the full computing performance from Renesas R-Car SoCs, especially IMP-X5 computer vision IP. ComputeCpp extends OpenCL with a SYCL open standard implementation providing an efficient programming environment for multithread execution on heterogeneous cores. By using these frameworks, users can take full benefit of IMP-X5 computing performance from tailored multi-thread processing.

Faster time-to-market by reducing development efforts

OpenCL and SYCL support enables developers to use C/C++ standard programming language, helping them easily reuse their software assets, and work using a familiar development environment, without additional efforts to learn hardware detail

Leverage Open-source ecosystem frameworks

Developers and system manufacturers can now benefit from OpenCL and SYCL support with a wide support community for a range of open-source computer-vision and cognitive processing software accelerating development of complex AI applications.

Renesas and Codeplay will provide a proof-of-concept implementation of OpenCL and SYCL on the R-Car H3 SoC in Q4 2017. The implementation on R-Car V3M SoC will be made available in Q1 2018.

For more information about Renesas, follow Renesas Electronics America at @RenesasAmerica on Twitter and http://www.facebook.com/RenesasAmerica. 

About Renesas Electronics Corporation                                                             

Renesas Electronics Corporation (TSE: 6723) delivers trusted embedded design innovation with complete semiconductor solutions that enable billions of connected, intelligent devices to enhance the way people work and live—securely and safely. The number one global supplier of microcontrollers, and a leader in Analog & Power and SoC products, Renesas provides the expertise, quality, and comprehensive solutions for a broad range of Automotive, Industrial, Home Electronics (HE), Office Automation (OA) and Information Communication Technology (ICT) applications to help shape a limitless future. Learn more at renesas.com.

About Codeplay

Codeplay is internationally recognized for expertise in heterogeneous systems, and has many years of experience with OpenCL™, SYCL™, Vulkan™ and specialized tools for complex processor architectures. Codeplay is enabling advanced vision processing and machine learning C++ applications using ComputeAorta, an implementation of OpenCL for heterogeneous processing, and ComputeCpp™, a product based on the SYCL open standard for single-source programming using completely standard C++. Codeplay has earned a reputation as one of the global leaders in compute processing systems. For more information, visit www.codeplay.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Industrial Internet of Things (IIoT)
Sponsored by Mouser Electronics and Eaton
In this episode of Chalk Talk, Amelia Dalton and Mohammad Mohiuddin from Eaton explore the components, communication protocols, and sensing solutions needed for today’s growing IIoT infrastructure. They take a closer look at how Eaton's circuit protection solutions, magnetics, capacitors and terminal blocks can help you ensure the success of your next industrial internet of things design.
Jun 14, 2023
36,585 views