industry news
Subscribe Now

Real Intent’s New Verix SimFix Software Delivers First Intent-Driven Remedy for Verification Pessimism

Automatically fixes netlist pessimism to eliminate major obstacle to successful gate-level simulation

SUNNYVALE, CA–(GlobeNewswire – May 30, 2018) – Real Intent, a leading provider of SoC and FPGA sign-off verification solutions, today launched Verix SimFix, the first intent-driven verification remedy for gate-level simulation (GLS) of digital  designs. Verix SimFix automatically eliminates X-pessimism, the major obstacle to successful GLS and boosts productivity for SoC design teams. It also extends Real Intent’s product leadership in delivering the industry’s fastest performance, highest capacity, and most productive verification solutions in the market.

Verification engineers know that GLS treats unknown values (‘Xs’) pessimistically and produces results which do not represent actual hardware, and causes undesired inconsistencies with the RTL analysis of the same design. Sign-off can take months.

SimFix relies on Real Intent’s static intent-driven technology to discover X trouble spots in minutes for circuit blocks and only an hour for full-chip SoCs, by partitioning analysis across multiple compute servers.  With Verix SimFix, unnecessary verification overhead during simulation is eliminated in the presence of ‘Xs’, so design teams can more quickly verify and sign-off on correct operation for implementation and manufacture.

Verix SimFix has a simple use model, providing best-in-class performance in both the static pessimism analysis and the associated simulation X-correction.  Verification teams do not have to use inaccurate random initialization, simulator X correcting switches, nor deal with the overhead of synthesis options to prevent pessimism.

“Verification teams are looking for an easy-to-use, scalable, low-overhead, and deterministic solution to X-pessimism,” stated Prakash Narain, founder and CEO of Real Intent. “The low-touch approach of Verix SimFix eliminates the need for synthesis changes or performance killing simulation options.  It creates the right fix, in the right circuit location, on the fly, with fractional overhead during simulation.  For large circuit blocks and full-chip SoCs, Verix SimFix is the only scalable solution for successful gate-level simulation.”

For more on Verix SimFix, please visit the Verix SimFix product page.

Availability 
Verix SimFix is available now. Pricing depends on product configuration. For more information, please email info@realintent.com

About Real Intent
Real Intent is the industry leader in static sign-off of digital designs. Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and sign-off at RTL as well as gate-level. Its intent-driven static technology powers solutions for clock and reset domain crossing analysis (CDC, RDC), and cleaned RTL code and X-pessimism correction, to ensure design success for SoCs and FPGAs. Real Intent products lead the market in performance, capacity and accuracy, and provide a faster time to tape out. Please visitwww.realintent.com for more information.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Autonomous Mobile Robots
Sponsored by Mouser Electronics and onsemi
Robotic applications are now commonplace in a variety of segments in society and are growing in number each day. In this episode of Chalk Talk, Amelia Dalton and Alessandro Maggioni from onsemi discuss the details, functions, and benefits of autonomous mobile robots. They also examine the performance parameters of these kinds of robotic designs, the five main subsystems included in autonomous mobile robots, and how onsemi is furthering innovation in this arena.
Jan 24, 2024
13,386 views