industry news
Subscribe Now

Real Intent’s New Verix SimFix Software Delivers First Intent-Driven Remedy for Verification Pessimism

Automatically fixes netlist pessimism to eliminate major obstacle to successful gate-level simulation

SUNNYVALE, CA–(GlobeNewswire – May 30, 2018) – Real Intent, a leading provider of SoC and FPGA sign-off verification solutions, today launched Verix SimFix, the first intent-driven verification remedy for gate-level simulation (GLS) of digital  designs. Verix SimFix automatically eliminates X-pessimism, the major obstacle to successful GLS and boosts productivity for SoC design teams. It also extends Real Intent’s product leadership in delivering the industry’s fastest performance, highest capacity, and most productive verification solutions in the market.

Verification engineers know that GLS treats unknown values (‘Xs’) pessimistically and produces results which do not represent actual hardware, and causes undesired inconsistencies with the RTL analysis of the same design. Sign-off can take months.

SimFix relies on Real Intent’s static intent-driven technology to discover X trouble spots in minutes for circuit blocks and only an hour for full-chip SoCs, by partitioning analysis across multiple compute servers.  With Verix SimFix, unnecessary verification overhead during simulation is eliminated in the presence of ‘Xs’, so design teams can more quickly verify and sign-off on correct operation for implementation and manufacture.

Verix SimFix has a simple use model, providing best-in-class performance in both the static pessimism analysis and the associated simulation X-correction.  Verification teams do not have to use inaccurate random initialization, simulator X correcting switches, nor deal with the overhead of synthesis options to prevent pessimism.

“Verification teams are looking for an easy-to-use, scalable, low-overhead, and deterministic solution to X-pessimism,” stated Prakash Narain, founder and CEO of Real Intent. “The low-touch approach of Verix SimFix eliminates the need for synthesis changes or performance killing simulation options.  It creates the right fix, in the right circuit location, on the fly, with fractional overhead during simulation.  For large circuit blocks and full-chip SoCs, Verix SimFix is the only scalable solution for successful gate-level simulation.”

For more on Verix SimFix, please visit the Verix SimFix product page.

Availability 
Verix SimFix is available now. Pricing depends on product configuration. For more information, please email info@realintent.com

About Real Intent
Real Intent is the industry leader in static sign-off of digital designs. Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and sign-off at RTL as well as gate-level. Its intent-driven static technology powers solutions for clock and reset domain crossing analysis (CDC, RDC), and cleaned RTL code and X-pessimism correction, to ensure design success for SoCs and FPGAs. Real Intent products lead the market in performance, capacity and accuracy, and provide a faster time to tape out. Please visitwww.realintent.com for more information.

Leave a Reply

featured blogs
Aug 5, 2020
The Wainlux K6 is a compact, powerful, simple-to-use laser engraver. It'€™s also incredibly low-priced at around $160 for an Early Bird pledge....
Aug 5, 2020
There are some products that have become so familiar that their name has entered everyday language.  The Hoover Company became so successful in the vacuum cleaner market that its name has entered the language to describe the task they perform.  Here in the UK, many ...
Aug 5, 2020
We renamed our user conference to CadenceLIVE (from CDNLive) just in time for it not to be live and to go virtual. The first conference is CadenceLIVE Americas coming up from August 11th to 13th.... [[ Click on the title to access the full blog on the Cadence Community site....
Jul 31, 2020
[From the last episode: We looked at the notion of sparsity and how it helps with the math.] We saw before that there are three main elements in a CNN: the convolution, the pooling, and the activation . Today we focus on activation . I'€™ll start by saying that the uses of ...

featured video

Product Update: Protect IoT SoCs with DesignWare OTP NVM IP

Sponsored by Synopsys

Join Krishna Balachandran in this discussion on Synopsys DesignWare OTP NVM IP, including security, performance, power, and cost considerations. With more than 12 years of development and deployment by 500+ customers, Synopsys is the leader in antifuse-based OTP NVM IP.

Click here for more information about Synopsys DesignWare OTP NVM IP

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Prototyping Billion-Gate Designs with Protium X1 Enterprise Prototyping System

Sponsored by Cadence Design Systems

FPGA-based Prototyping certainly isn’t new. And our needs for early firmware and software development, memory modeling and advanced data capture haven’t gotten any better, if anything - they have gotten worse. Hi, I’m Amelia Dalton - host of Chalk Talk. Today my Juergen Jaeger from Cadence Design Systems and I are talking about the next generation of FPGA-based prototyping and how the first Scalable, Data Center-Optimized Enterprise Prototyping System can get your system design up and running faster than ever before.

Click here for more information about Protium X1 Enterprise Prototyping Platform