industry news
Subscribe Now

Presto Engineering offers specialised testing service for CMOS image sensors up to 12″ in diameter

San Jose, Calif., USA – 8 March, 2018.  Testing CMOS image sensors on a wafer-size scale is not easy because of the challenges of creating uniform illumination over a large area. Presto Engineering has developed a custom, computer-controlled solution that illuminates sections of the wafer in turn. Integrating the results enables the whole wafer to be tested automatically for an array of large sensors or even sensors that are right up to the size of an entire 12-inch wafer.
“An entire wafer can be tested in a laboratory using a similar method,” explained Martin Kingdon, Presto Engineering’s VP of Sales. “However laboratories are not geared up for fast commercial testing so we designed our own solution to test any size wafer. Importantly, we can do this in small to medium sized test runs here in Europe at our Class 10K cleanroom facility in Meyreuil, France, near Aix-en-Provence. We believe that we are probably the only such commercial test service to be available in Europe.”
Commercial testing of small image sensors is very easy as the small areas involved are easy to illuminate with a controlled, uniform test pattern of light. But, as the area increases, it becomes harder to maintain the uniformity across the test area of an individual sensor due to the limitation of the optics. By illuminating sections of the wafer in turn, Presto is able to merge the results together to test the functionality of the image sensors on the wafer.
The need for larger image sensors is being driven, in particular, by medical imaging and aerospace that can require whole wafer-sized, image sensors and are transitioning from CCD to CMOS solutions. Similarly, security and military applications, etc. are all wanting larger, better sensors to provide the resolution required to provide clear sharp images, as well as other 4K resolution cameras. The tester is located in Presto’s EAL 5/6+ facilities so that it meets the security needs of sensitive applications.
Presto’s Teradyne® IP750Ex based test solution provides a large (80x100mm), uniform (+/-2%), high-intensity illumination field up to 10K Lux at a range of colour temperatures. Built-in IR filtering prevents sensor damage. Its ability create a customised test solution for complex devices (as large as 32M pixels at speeds up to 200MHz) on up to 12-inch wafers enables fast ramps without compromising cost-of-test.
Presto Engineering will be attending the conference at Image Sensors Europe 2018 on the 14th and 15th March 2018www.image-sensors.com

 

More information about Presto Engineering can be found at www.presto-eng.com

Leave a Reply

featured blogs
Apr 25, 2024
Cadence's seven -year partnership with'¯ Team4Tech '¯has given our employees unique opportunities to harness the power of technology and engage in a three -month philanthropic project to improve the livelihood of communities in need. In Fall 2023, this partnership allowed C...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Sponsored by Mouser Electronics and Amphenol
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
23,864 views