industry news
Subscribe Now

Plunify Launches Latest Version of InTime with Timing Optimization in the Cloud

Will Demonstrate InTime, Plunify Cloud Platform at Design Automation Conference

SINGAPORE –– June 21, 2018 –– Plunify®, a leading design optimization technology provider, will launch the latest version of InTime™  at the Design Automation Conference (DAC) next week, offering on-demand development, optimization, testing and deployment of field programmable gate array (FPGA) designs.  

The latest version of InTime will introduce post-placement estimates analysis and support multiple concurrent compilations in the cloud to meet design performance targets, reducing runtime and costs. A new Plunify Cloud plugin capability for the Xilinx Vivado® Design Suite enables users to optimize their designs directly in the cloud if local resources and licenses aren’t sufficient.

Plunify’s timing closure experts will demonstrate InTime and the Plunify Cloud platform in its Booth (#2124) during DAC June 25-27 at the Moscone Center in San Francisco.

InTime, the first tool to address an FPGA’s timing and performance using a unique machine learning approach, analyzes past compilation results to predict optimal synthesis/place-and-route parameters and placement locations to solve critical design problems and improve timing performance.

It runs on the user’s servers or in a cloud computing environment. Using InTime with the cloud providers such as Amazon Web Services (AWS),   harnesses cloud computing’s value to solve IT bottlenecks such as scaling and provisioning at a competitive cost. It also delivers better quality of results with less turnaround time, especially for heavily congested designs.

Availability and Pricing

InTime is shipping now. Pricing is available upon request.

Plunify has sales managers in Australia, China, India, Japan, Singapore and the United States with a variety of customer service options including on-site training, hotline support and consulting services.

About Plunify

Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets. Those include communications, data center applications and applications such as high-end test and measurement equipment, advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify’s portfolio includes the Plunify Cloud™ and EDAxtend™ chip design platforms, InTime timing closure tool and InTime Service.

Engage with Plunify at:

Website: www.plunify.com

Twitter: @plunify

LinkedIn: http://www.linkedin.com/company/plunify

Facebook: https://www.facebook.com/Plunify

Plunify’s blog: http://blog.plunify.com

Leave a Reply

featured blogs
Feb 17, 2019
https://youtu.be/ZuoAfBXsbGw Made in front of the green screen (camera Sean) Monday: SPIE 2019: Light Entertainment Tuesday: DVCon Preview: The Year of PSS Wednesday: MWC Barcelona: 5G in Catalonia... [[ Click on the title to access the full blog on the Cadence Community sit...
Feb 15, 2019
This year at DVCon US, Mentor is going to add some sizzle to our booth (#1005) during the exhibit hours. In addition to our stellar demo staff who are always available to answer questions and show you the latest capabilities of our tools, we’re also going to be hosting ...
Feb 14, 2019
Samtec'€™s complete line of discrete wire connectors and cable assemblies are used in a variety of applications, including industrial automation, industrial equipment, security, telecom, automation, controls, military and defense, and transportation, to name a few. Samtec d...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...