industry news
Subscribe Now

Plunify Launches Latest Version of InTime with Timing Optimization in the Cloud

Will Demonstrate InTime, Plunify Cloud Platform at Design Automation Conference

SINGAPORE –– June 21, 2018 –– Plunify®, a leading design optimization technology provider, will launch the latest version of InTime™  at the Design Automation Conference (DAC) next week, offering on-demand development, optimization, testing and deployment of field programmable gate array (FPGA) designs.  

The latest version of InTime will introduce post-placement estimates analysis and support multiple concurrent compilations in the cloud to meet design performance targets, reducing runtime and costs. A new Plunify Cloud plugin capability for the Xilinx Vivado® Design Suite enables users to optimize their designs directly in the cloud if local resources and licenses aren’t sufficient.

Plunify’s timing closure experts will demonstrate InTime and the Plunify Cloud platform in its Booth (#2124) during DAC June 25-27 at the Moscone Center in San Francisco.

InTime, the first tool to address an FPGA’s timing and performance using a unique machine learning approach, analyzes past compilation results to predict optimal synthesis/place-and-route parameters and placement locations to solve critical design problems and improve timing performance.

It runs on the user’s servers or in a cloud computing environment. Using InTime with the cloud providers such as Amazon Web Services (AWS),   harnesses cloud computing’s value to solve IT bottlenecks such as scaling and provisioning at a competitive cost. It also delivers better quality of results with less turnaround time, especially for heavily congested designs.

Availability and Pricing

InTime is shipping now. Pricing is available upon request.

Plunify has sales managers in Australia, China, India, Japan, Singapore and the United States with a variety of customer service options including on-site training, hotline support and consulting services.

About Plunify

Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets. Those include communications, data center applications and applications such as high-end test and measurement equipment, advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify’s portfolio includes the Plunify Cloud™ and EDAxtend™ chip design platforms, InTime timing closure tool and InTime Service.

Engage with Plunify at:

Website: www.plunify.com

Twitter: @plunify

LinkedIn: http://www.linkedin.com/company/plunify

Facebook: https://www.facebook.com/Plunify

Plunify’s blog: http://blog.plunify.com

Leave a Reply

featured blogs
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

IoT Data Analysis at the Edge
No longer is machine learning a niche application for electronic engineering. Machine learning is leading a transformative revolution in a variety of electronic designs but implementing machine learning can be a tricky task to complete. In this episode of Chalk Talk, Amelia Dalton and Louis Gobin from STMicroelectronics investigate how STMicroelectronics is helping embedded developers design edge AI solutions. They take a closer look at the benefits of STMicroelectronics NanoEdge-AI® Studio and  STM32Cube.AI and how you can take advantage of them in your next design. 
Jun 28, 2023
34,417 views