industry news
Subscribe Now

Plunify Launches InTime Optimization Service to Deliver FPGA Design Results in a Day

Success-Based Service Offers Faster, More Efficient FPGA Applications at No Cost Unless Desired Performance Attained

SINGAPORE –– February 6, 2018 –– Plunify®, supplier of field programmable gate array (FPGA) timing and performance software based on machine learning techniques, today announced immediate availability of InTime Service, a turnkey design optimization service for FPGA designs.

The success-based service helps businesses achieve faster and more efficient FPGA applications in days rather than weeks or months with no upfront costs and no fees unless the desired target performance is attained. For most engagements, InTime Service is able to deliver results from between one to seven days, depending on design complexity.

“We eliminate risk and we’re fast,” affirms Kirvy Teo, Plunify’s vice president of business development. “Given enough time, any FPGA design can be optimized. We use machine learning and cloud computing to do it much faster.”

FPGA designers work on complex applications with challenging performance targets where each design is unique and requires effective design methodologies and tool expertise to attain the desired compilation results. With InTime Service, engineering groups engage Plunify to optimize their FPGA designs without changes in the register transfer level (RTL) code or constraints.

Plunify leverages its analysis and optimization algorithms to fine-tune synthesis and implementation processes to meet desired speed, area or power performance requirements. Its machine learning technology reuses parameters found to be effective for specific device families and designs, reducing the time needed to achieve performance targets for incremental changes.

In a recent example, a Fortune 500-listed scientific equipment maker used InTime Service to successfully optimize four high-end FPGA designs over five days, navigating failing slacks of up to -2.0ns in severity. The project manager Esteban Curiel confirmed the company’s satisfaction with the optimized results produced by InTime Service and the speed with which Plunify delivered them.

To learn more about InTime Service, visit: http://bit.ly/2rzbXUl

About Plunify

Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets, including communications, data center applications and applications such as advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify’s portfolio includes the Plunify Cloud™ and EDAxtend™ chip design platforms, InTime timing closure tool and Kabuto performance RTL advisor.

Engage with Plunify at:

Website: www.plunify.com

Twitter: @plunify

LinkedIn: http://www.linkedin.com/company/plunify

Facebook: https://www.facebook.com/Plunify

Plunify’s blog: http://blog.plunify.com

Leave a Reply

featured blogs
Dec 6, 2022
Join our live webinar next Tuesday to learn more about this subject. Introduction Despite the evolution of computer processing capability, improving the efficiency of numerical simulations remains critical. In CFD simulations, the key factor impacting solution quality is mesh...
Dec 6, 2022
Explore quantum computing's impact on cryptography and learn how to prepare SoC designs for post-quantum computing and evolving cryptographic standards. The post Why Now Is the Time to Address Quantum Computing's Impact on Cryptography appeared first on From Silicon To Softw...
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Unique AMS Emulation Technology

Sponsored by Synopsys

Learn about Synopsys' collaboration with DARPA and other partners to develop a one-of-a-kind, high-performance AMS silicon verification capability. Please watch the video interview or read it online.

Read the interview online:

featured chalk talk

Automotive Electronic Seat Control

Sponsored by Infineon

Today’s automotive seat design must keep in mind size, cost, battery life and passing EMC testing. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon investigate the newest innovations in automotive electronic seat control. They take a closer look at the anatomy of power seats today, the role that an ECU plays in the control of electronic seats and how Infineon chip set offerings can help you with your next smart power seat design.

Click here for more information about information about Infineon Seat Control