industry news
Subscribe Now

Plunify Launches InTime Optimization Service to Deliver FPGA Design Results in a Day

Success-Based Service Offers Faster, More Efficient FPGA Applications at No Cost Unless Desired Performance Attained

SINGAPORE –– February 6, 2018 –– Plunify®, supplier of field programmable gate array (FPGA) timing and performance software based on machine learning techniques, today announced immediate availability of InTime Service, a turnkey design optimization service for FPGA designs.

The success-based service helps businesses achieve faster and more efficient FPGA applications in days rather than weeks or months with no upfront costs and no fees unless the desired target performance is attained. For most engagements, InTime Service is able to deliver results from between one to seven days, depending on design complexity.

“We eliminate risk and we’re fast,” affirms Kirvy Teo, Plunify’s vice president of business development. “Given enough time, any FPGA design can be optimized. We use machine learning and cloud computing to do it much faster.”

FPGA designers work on complex applications with challenging performance targets where each design is unique and requires effective design methodologies and tool expertise to attain the desired compilation results. With InTime Service, engineering groups engage Plunify to optimize their FPGA designs without changes in the register transfer level (RTL) code or constraints.

Plunify leverages its analysis and optimization algorithms to fine-tune synthesis and implementation processes to meet desired speed, area or power performance requirements. Its machine learning technology reuses parameters found to be effective for specific device families and designs, reducing the time needed to achieve performance targets for incremental changes.

In a recent example, a Fortune 500-listed scientific equipment maker used InTime Service to successfully optimize four high-end FPGA designs over five days, navigating failing slacks of up to -2.0ns in severity. The project manager Esteban Curiel confirmed the company’s satisfaction with the optimized results produced by InTime Service and the speed with which Plunify delivered them.

To learn more about InTime Service, visit: http://bit.ly/2rzbXUl

About Plunify

Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets, including communications, data center applications and applications such as advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify’s portfolio includes the Plunify Cloud™ and EDAxtend™ chip design platforms, InTime timing closure tool and Kabuto performance RTL advisor.

Engage with Plunify at:

Website: www.plunify.com

Twitter: @plunify

LinkedIn: http://www.linkedin.com/company/plunify

Facebook: https://www.facebook.com/Plunify

Plunify’s blog: http://blog.plunify.com

Leave a Reply

featured blogs
Jan 19, 2021
If you know someone who has a birthday or anniversary or some other occasion coming up, you may consider presenting their present in a Prank-O gift box....
Jan 19, 2021
As promised, we'€™re back with some more of the big improvements that are part of the QIR2 update release of 17.4 (HotFix 013). This time, everything is specific to our Allegro ® Package Designer... [[ Click on the title to access the full blog on the Cadence Communit...
Jan 19, 2021
I'€™ve been reading year-end and upcoming year lists about the future trends affecting technology and electronics. Topics run the gamut from expanding technologies like 5G, AI, electric vehicles, and various realities (XR, VR, MR), to external pressures like increased gover...
Jan 14, 2021
Learn how electronic design automation (EDA) tools & silicon-proven IP enable today's most influential smart tech, including ADAS, 5G, IoT, and Cloud services. The post 5 Key Innovations that Are Making Everything Smarter appeared first on From Silicon To Software....

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

Digi Remote Manager

Sponsored by Mouser Electronics and Digi

With the complexity of today’s networks, the proliferation of IoT, and the increase in remote access requirements, remote management is going from “nice to have” to “critical” in network design and deployment. In this episode of Chalk Talk, Amelia Dalton chats with Stefan Budricks of Digi International about how Digi Remote Manager can address your remote management and security needs.

Click here for more information about DIGI XBee® Tools