industry news
Subscribe Now

Plunify Launches InTime Optimization Service to Deliver FPGA Design Results in a Day

Success-Based Service Offers Faster, More Efficient FPGA Applications at No Cost Unless Desired Performance Attained

SINGAPORE –– February 6, 2018 –– Plunify®, supplier of field programmable gate array (FPGA) timing and performance software based on machine learning techniques, today announced immediate availability of InTime Service, a turnkey design optimization service for FPGA designs.

The success-based service helps businesses achieve faster and more efficient FPGA applications in days rather than weeks or months with no upfront costs and no fees unless the desired target performance is attained. For most engagements, InTime Service is able to deliver results from between one to seven days, depending on design complexity.

“We eliminate risk and we’re fast,” affirms Kirvy Teo, Plunify’s vice president of business development. “Given enough time, any FPGA design can be optimized. We use machine learning and cloud computing to do it much faster.”

FPGA designers work on complex applications with challenging performance targets where each design is unique and requires effective design methodologies and tool expertise to attain the desired compilation results. With InTime Service, engineering groups engage Plunify to optimize their FPGA designs without changes in the register transfer level (RTL) code or constraints.

Plunify leverages its analysis and optimization algorithms to fine-tune synthesis and implementation processes to meet desired speed, area or power performance requirements. Its machine learning technology reuses parameters found to be effective for specific device families and designs, reducing the time needed to achieve performance targets for incremental changes.

In a recent example, a Fortune 500-listed scientific equipment maker used InTime Service to successfully optimize four high-end FPGA designs over five days, navigating failing slacks of up to -2.0ns in severity. The project manager Esteban Curiel confirmed the company’s satisfaction with the optimized results produced by InTime Service and the speed with which Plunify delivered them.

To learn more about InTime Service, visit: http://bit.ly/2rzbXUl

About Plunify

Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets, including communications, data center applications and applications such as advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify’s portfolio includes the Plunify Cloud™ and EDAxtend™ chip design platforms, InTime timing closure tool and Kabuto performance RTL advisor.

Engage with Plunify at:

Website: www.plunify.com

Twitter: @plunify

LinkedIn: http://www.linkedin.com/company/plunify

Facebook: https://www.facebook.com/Plunify

Plunify’s blog: http://blog.plunify.com

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Achieving Reliable Wireless IoT
Wireless connectivity is one of the most important aspects of any IoT design. In this episode of Chalk Talk, Amelia Dalton and Brandon Oakes from CEL discuss the best practices for achieving reliable wireless connectivity for IoT. They examine the challenges of IoT wireless connectivity, the factors engineers should keep in mind when choosing a wireless solution, and how you can utilize CEL wireless connectivity technologies in your next design.
Nov 28, 2023
19,881 views