industry news
Subscribe Now

Plumbing the Depths: Defect Distribution in Ion-Implanted SiC Diodes

Researchers reveal that aluminum implantation doping in p-type bipolar semiconductors creates defects many layers deeper than the implantation site
Introducing a vertical arrangement of n and p layers into the drift layer of semiconductors to enable bipolar operation is a way around the ‘unipolar limit’ problem in semiconductors. But defect generation during the fabrication of such devices is a matter of concern. Researchers have examined the depth and distribution of defects formed by aluminum ion implantation in silicon carbide bipolar diodes to identify ways to induce efficient conductivity modulation.
Silicon carbide (SiC) unipolar semiconductors are in wide commercial use, but their operations are limited by a trade-off relationship between breakdown voltage and specific resistance of the drift layer, or specific on-resistance. Including a super junction structure, which refers to an arrangement of n and p layers in trenches in the drift layer, or enabling bipolar operation in the device, provides a way to overcome this unipolar limit. Bipolar operation brings about a large decrease in on-resistance by inducing a conductivity modulation in the drift layer. But bipolar operation is not without its disadvantages. Conduction and switching losses in bipolar devices need to be carefully balanced.
P-type contact layers in semiconductors are generally formed via aluminum (Al) doping. Al doping can be achieved in two ways – epitaxial or ion implantation. Epitaxial growth involves the layer by layer deposition of semiconductor materials on a substrate, whereas ion implantation entails bombarding the semiconductor layers with high energy charged particles. But ion implantation leads to the formation of defects deep in the semiconductor layers, which could have a critical effect on conductivity modulation.
In a recent study published in Physica Status Solidi (b)researchers from Japan investigated the depth distribution of defects in SiC bipolar diodes that were formed by Al doping. “Our findings will help with the optimum design of SiC power devices, which will soon be employed in electric vehicles, trains etc. These results will ultimately help improve the performance, as well as the size and energy consumption of traction systems in vehicles and trains,” says Associate Professor Dr. Masashi Kato of Nagoya Institute of Technology, who led the study.
To study the depth distribution of defects, the research team fabricated two SiC PiN diodes with Al doped p-layers, one through epitaxial growth and the other through ion implantation. They then studied the distribution of defects in both diodes using conventional ‘deep level transient spectroscopy’ (DLTS) and characterized its properties using cathodoluminescence (CL). They found that p-type layer deposition by epitaxial growth did not cause damage in the adjacent n-type layers, but that the growth showed slight instability that led to the formation of deep level defects. The specific on-resistance of this diode was also low, thanks to the effects of conductivity modulation.
For the diode formed by ion implantation, however, the researchers found that Al doping achieved a high specific on-resistance without influencing conductivity modulation. Moreover, the researchers observed that the defects in the semiconductor device penetrated to a minimum of 20 µm from the implantation region. “Our study shows that the ion implantation in SiC bipolar devices need to be processed at least 20 µm away from the active regions,” explains Dr. Kato.
The low power consumption of SiC power devices mean that they will be essential in the future as climate change increases and the fossil fuel energy crisis worsens. Improving semiconductor technology rapidly so that it can take its rightful place on the world stage is of paramount importance. With strong results like this to inform future research and manufacturing, we may realize this future sooner than expected!
Reference
Title of original paper: Depth distribution of defects in SiC PiN diodes formed using ion implantation or epitaxial growth
Journal: Physica Status Solidi (b)
About Nagoya Institute of Technology, Japan
Nagoya Institute of Technology (NITech) is a respected engineering institute located in Nagoya, Japan. Established in 1949, the university aims to create a better society by providing global education and conducting cutting-edge research in various fields of science and technology. To this end, NITech provides a nurturing environment for students, teachers, and academicians to help them convert scientific skills into practical applications. Having recently established new departments and the “Creative Engineering Program,” a 6-year integrated undergraduate and graduate course, NITech strives to continually grow as a university. With a mission to “conduct education and research with pride and sincerity, in order to contribute to society,” NITech actively undertakes a wide range of research from basic to applied science.
About Professor Masashi Kato from Nagoya Institute of Technology, Japan
Dr. Masashi Kato graduated in Electrical and Computer Engineering from Nagoya Institute of Technology in 1998 and then proceeded to obtain both a Master’s (2000) and a PhD (2003) in the same field there. He is currently an Associate Professor of Semiconductor Physics and has authored around 100 publications in the course of his career. His field of expertise and research interests lie within electronic/electric materials and device-related chemistry, and he has been a member of The Japan Society of Applied Physics for over two decades.
Funding information:
This study has been supported by SIP (Strategic Innovation Promotion Program) of the Council for Science, Technology and Innovation [Next generation power electronics / Integrated research and development of SiC for next generation power electronics] (management corporation: NEDO).

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Gas Monitoring and Metering with Sensirion SFC6000/SFM6000 Solutions
Sponsored by Mouser Electronics and Sensirion
In this episode of Chalk Talk, Amelia Dalton and Negar Rafiee Dolatabadi from Sensirion explore the benefits of Sensirion’s SFM6000 Flow Meter and SFC Flow Controller. They examine how these solutions can be used in a variety of applications and how you can get started using these technologies for your next design.
Jan 17, 2024
13,250 views