industry news
Subscribe Now

Pixus Offers VITA 67 Backplanes for RF over OpenVPX

Waterloo, Ontario  —  Oct 03, 2018 –  Pixus Technologies, a provider of embedded computing and enclosure solutions, has developed a new line of 3U and 6U OpenVPX backplanes with provisions for RF cabling per VITA 67.  The backplanes come in various sizes and slot configuration options. 

The VPX307 and VPX607 series for 3U and 6U VITA 67 backplanes respectively, feature various VITA 67.x configuration options.  The backplanes are offered populated with the RF housings/contacts or only with cutouts for later customer installation as needed.   The first in the series is a 3U, 9-slot version per the BKP3-CEN09-15.2.17 profile. Hybrid/development backplanes are also available.

Pixus offers OpenVPX backplanes in sizes up to 16 slots at a 1.0” pitch.  The company also provides high-performance chassis platforms, backplanes, and components in the OpenVPX, VME64x, cPCI Serial, AdvancedTCA, and MicroTCA architectures. 

 About Pixus Technologies 

Leveraging over 25 years of innovative standard products, the Pixus team is comprised of industry experts in electronics packaging. Founded in 2009 by senior management from Kaparel Corporation, a Rittal company, Pixus Technologies’ embedded backplanes and systems are focused primarily on  ATCA, OpenVPX, MicroTCA, and custom designs.    Pixus also has an extensive offering of VME-based and cPCI-based solutions.   In May 2011, Pixus Technologies became the sole authorized North and South American supplier of the electronic packaging products previously offered by Kaparel Corporation and Rittal.  

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

FleClear: TDK’s Transparent Conductive Ag Film
Sponsored by Mouser Electronics and TDK
In this episode of Chalk Talk, Amelia Dalton and Chris Burket from TDK investigate the what, where, and how of TDK’s transparent conductive Ag film called FleClear. They examine the benefits that FleClear brings to the table when it comes to transparency, surface resistance and haze. They also chat about how FleClear compares to other similar solutions on the market today and how you can utilize FleClear in your next design.
Feb 7, 2024
10,069 views