industry news
Subscribe Now

Pentek Announces Quartz RFSoC PCIe Board Ideal for Wireless Applications

IEEE MTT-S International Microwave Symposium Preview─July 27, 2020─Pentek, Inc., today introduced an addition to the Quartz™ RFSoC Architecture family, the Model 7050, an eight-channel A/D and D/A converter, PCIe double-wide board based on the Xilinx Zynq® UltraScale+ RFSoC. The Model 7050 brings RFSoC performance to PC platforms with a complete system on a board. The Zynq UltraScale+ RFSoC FPGA from Xilinx is the industry’s only single-chip, adaptable radio platform, making it very popular for 5G and LTE wireless, SIGINT and COMINT, EW countermeasures, radar on a chip, test and measurement, satellite communications and LiDAR applications.

“The PCIe form factor makes it easy to develop or deploy on a standard desktop PC,” said Bob Sgandurra, director of Product Management of Pentek. He added, “The Pentek software developed on the PCIe board can be moved seamlessly to other form factor platforms, including VPX and custom SFF (Small Form Factor). Pentek’s extensive support and world-class FPGA technology clearly separate this from other PCIe solutions.”

The Model 7050 design places the RFSoC as the cornerstone of the architecture. All control and data paths are accessible by the RFSoC’s programmable logic and processing system. A full suite of Pentek developed IP and software functions utilize this architecture to provide data capture, timing and interface solutions for many of the most common application requirements.

The Quartz Architecture Difference
The Pentek Quartz architecture embodies a streamlined approach to FPGA boards, simplifying the design to reduce power and cost, while still providing some of the highest performance FPGA resources available today. Designed to work with Pentek’s Navigator™ Design Suite tools, the combination of Quartz and Navigator offers users an efficient path to developing and deploying software and FPGA IP for data and signal processing.

The Xilinx Zynq UltraScale+ RFSoC Processor integrates eight RF-class A/D and D/A converters into the Zynq FPGA fabric and quad ARM Cortex-A53 and dual ARM Cortex-R5 processors, creating a multichannel data conversion and processing solution on a single chip. Complementing the RFSoC’s on-chip resources, the Quartz board architecture adds:

• 16 GBytes of DDR4 SDRAM
• Sophisticated clocking for single-board and multi-board synchronization
• High-signal integrity connectors for RF inputs and outputs
• x8 PCIe Gen 3 interface
• An 8 lane, 28 Gb/sec optical interface with industry standard MPO connectors for supporting gigabit serial protocols
• \12 LVDS general purpose I/O pairs for specialized interfaces
• On-board GPS receiver
• Speeds development and deployment for QuartzXM eXpress Module designs
• Factory-installed application IP


Factory Installed IP Advances Development
The Model 7050 is pre-loaded with a suite of Pentek IP modules to provide data capture and processing solutions for many common applications. Modules include DMA engines, DDR4 memory controllers, test signal and metadata generators, data packing and flow control. The board comes pre-installed with IP for triggered radar chirp generator, triggered radar range gate engine, wideband real-time transient capture, flexible multi-mode data acquisition and extended decimation. The Model 7050 can be used out-of-the-box with the built-in functions requiring no FPGA development.

Data Conversion
The front end accepts analog IF or RF inputs on eight panel mounted MMCX connectors with transformer-coupling to eight 4 GSPS 12-bit A/D converters delivering either real or complex DDC samples. With additional IP-based decimation filters, the overall DDC decimation is programmable from 2 to 128. The eight D/A converters accept baseband real or complex data streams from the FPGA’s programmable logic. Each 6.4 GSPS 14-bit D/A includes a digital upconverter with independent tuning and interpolations of 1x, 2x, 4x and 8x. Each D/A output is transformer-coupled to an MMCX connector.

Navigator Design Suite for Streamlined IP Development
Pentek’s Navigator Design Suite includes: Navigator FDK (FPGA Design Kit) for custom IP and Navigator BSP (Board Support Package) for creating host software applications.

The Navigator FDK includes the board’s entire FPGA design as a block diagram that can be graphically edited in Xilinx’s Vivado tool suite, with full source code and complete documentation included. Developers can integrate their IP along with the factory-installed functions or use the Navigator kit to replace the IP with their own.  The Navigator FDK Library is AXI-4 compliant, providing a well-defined interface for developing custom IP or integrating IP from other sources. 

The Navigator BSP supports Xilinx’s PetaLinux on the ARM processors. Users work efficiently using high-level API functions, or gain full access to the underlying libraries including source code. Pentek provides numerous examples to assist in the development of new applications.
 
Pre-Configured SPARK System Ready for Immediate Use
The PCIe SPARK™ development systems are ready for immediate operation with software and hardware installed. In many applications, the SPARK development PC can become the final deployed application platform.

Pricing and Availability
Designed for air-cooled environments, the Model 7050 board starts at $28,495 USD. Options for optical interface, GPS support and memory are available. The Navigator BSP is $2,500 USD and the Navigator FDK is $3,500 USD and includes free lifetime support.

Leave a Reply

featured blogs
Aug 5, 2020
The Wainlux K6 is a compact, powerful, simple-to-use laser engraver. It'€™s also incredibly low-priced at around $160 for an Early Bird pledge....
Aug 5, 2020
There are some products that have become so familiar that their name has entered everyday language.  The Hoover Company became so successful in the vacuum cleaner market that its name has entered the language to describe the task they perform.  Here in the UK, many ...
Aug 5, 2020
We renamed our user conference to CadenceLIVE (from CDNLive) just in time for it not to be live and to go virtual. The first conference is CadenceLIVE Americas coming up from August 11th to 13th.... [[ Click on the title to access the full blog on the Cadence Community site....
Jul 31, 2020
[From the last episode: We looked at the notion of sparsity and how it helps with the math.] We saw before that there are three main elements in a CNN: the convolution, the pooling, and the activation . Today we focus on activation . I'€™ll start by saying that the uses of ...

Featured Video

Product Update: New DesignWare USB4 IP Solution

Sponsored by Synopsys

Are you ready for USB4? Join Gervais Fong and Eric Huang to learn more about this new 40Gbps standard and Synopsys DesignWare IP that helps bring your USB4-enabled SoC to market faster.

Click here for more information about DesignWare USB4 IP

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Introducing Google Coral

Sponsored by Mouser Electronics and Google

AI inference at the edge is exploding right now. Numerous designs that can’t use cloud processing for AI tasks need high-performance, low-power AI acceleration right in their embedded designs. Wouldn’t it be cool if those designs could have their own little Google TPU? In this episode of Chalk Talk, Amelia Dalton chats with James McKurkin of Google about the Google Coral edge TPU.

More information about Coral System on Module