MOUNTAIN VIEW, Calif., and SANTA CLARA, Calif., March 31, 2010 — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, and SiliconBlue, a leader in ultra-low power, single-chip SRAM FPGAs, today announced that SiliconBlue has chosen Synopsys Synplify Pro® FPGA synthesis software as the synthesis tool of choice for its iCE65™ family of mobileFPGA™ devices.  SiliconBlue will distribute with its iCEcube™ software a version of the Synplify Pro software optimised for iCE65 devices. This version of the Synplify Pro software will have a thorough understanding … Read More → "SiliconBlue selects Synopsys as FPGA synthesis partner for its iCE65 mobileFPGA family"

CONCORD, CA. MARCH 30, 2010 – D-Tools, Inc., the worldwide leader in system integration software, today announced that AudioControl has renewed their D-Tools Manufacturer Vantage Point (MVP) program Partnership. AudioControl is a U.S. based designer and manufacturer of audio analyzers, signal processors and distributed audio products. AudioControl has recently had their whole product line updated, better enabling D-Tools System Integrator™ users to specify AudioControl high-end products to their end customers. 

During D-Tools inception year of 1998, AudioControl became known as D-Tools first partner and now over ten years later, … Read More → "D-Tools Enhances Manufacturer Vantage Point (MVP) Program with Legacy Partner, AudioControl"

SAN JOSE, Calif., March 30, 2010 – Cypress Semiconductor Corp. (Nasdaq: CY) today introduced a new online product selection tool for its powerful new PSoC^® 3 and PSoC 5 architectures. The Electronic Product Selector Guide, now available at Read More → "Cypress Introduces PSoC 3® and PSoC 5 Device Selection Tool To Help Designers Easily Customize the Perfect PSoC Solution"

MOUNTAIN VIEW, Calif., March 30, 2010 – Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that the Galaxy™ Implementation Platform has helped Infineon Technologies AG (NYSE: IFX) achieve first-pass silicon success of the 40-nanometer (nm) baseband processor for its X-GOLD™ 626 3G wireless analogue and digital system-in-package (SIP). Infineon utilised the Galaxy platform’s powerful implementation flow to optimise the chip’s multiple functional modes with multi-corner/multi-mode (MCMM) technology, taking advantage of the links between Synopsys’ Design Compiler® RTL synthesis solution and IC Compiler placement … Read More → "Synopsys Galaxy Implementation Platform enables first-pass silicon success on Infineon’s 40-nanometer X-GOLD 626 wireless product"

Wokingham and Cambridge, UK – March 29, 2010.  EnSilica, a leading independent provider of front-end IC design services, has launched a major new version of its eSi-RISC Development Suite.  The eSi-RISC Development Suite v2.1 provides a comprehensive platform for easily evaluating EnSilica’s family of eSi-RISC highly configurable and low-power soft processor cores, along with a complete development environment for the creation, implementation and test of eSi-RISC processor embedded application designs.

Read More → "EnSilica launches major new version of its eSi-RISC Development Suite"

MOUNTAIN VIEW, Calif., 29th March – Synopsys, Inc. (Nasdaq:SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today introduced Design Compiler® 2010, the latest RTL synthesis innovation within the Galaxy™ Implementation platform, which delivers a twofold speedup in the synthesis and physical implementation flow. To meet aggressive schedules for increasingly complex designs, engineers need an RTL synthesis solution that enables them to minimise iterations to speed up physical implementation. To address these challenges, topographical technology in Design Compiler 2010 is being extended to produce “physical guidance” to Synopsys’ flagship … Read More → "Design Compiler 2010 doubles productivity of synthesis and place and route"

Karlsruhe (Germany) March 23, 2010 – The MOST Cooperation welcomes the latest research results proving that MOST150 is ready to support safety-critical applications and may be available as the future network for driver assistance systems. By supporting the new domain of driver assist, the latest MOST Technology completes the major fields of in-car uses such as entertainment, information, mobile connectivity, and connected services. “Today’s MOST is now exceeding the limits of infotainment,” stated Harald Schoepp, member of the MOST Cooperation steering committee. “Driver assistance functions are starting to complete and extend the feature set of traditional infotainment systems. Along with information … Read More → "MOST150 Now Allows Safety Critical Applications"

MONROVIA, California and SEOUL, Korea – March 24, 2010 – Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and Dongbu HiTek, a world-class wafer fabricator, are jointly developing foundry-certified process development kits (PDKs) that will be integrated seamlessly into Tanner’s cohesive, integrated tool flow. Designers using Tanner software solutions will have certified libraries to draw on as they create ICs at critical process nodes for production at Dongbu foundries, reducing design risk and providing faster time to market and … Read More → "Tanner EDA and Dongbu HiTek Semiconductor Jointly Develop Foundry-certified Process Design Kits (PDKs) for Critical Process Nodes"

Cesson-Sévigné,  France, March 2010 — During APEX 2010 at the New Mandalay Bay Resort & Convention Center in Las Vegas, ASTER Technologies, the leading supplier in Board-Level Testability and Test Coverage analysis tools, will introduce the first Design for Test (DfT) software to combine electrical and mechanical analysis.

It has been developed to address a new vision of the DfT market that has to solve the many challenges that developers face today, such as: shrinking release cycles, budget compression and improvement in product quality.

TestWay, the world-wide reference … Read More → "ASTER announces the first DfT software to combine Electrical and Mechanical analysis"

Ottawa, Canada and Santa Clara, Calif. 

What

The IPextreme Constellations program will be hosting its first event in Silicon Valley on March 31^{Read More → "Sidense Participating in IPextreme’s Constellations Semiconductor IP Conference"}