industry news
Subscribe Now

New Development Chassis for 6U OpenVPX Boards with VITA 67 RF, SOSA Interfaces

Waterloo, Ontario  —  Apr 16, 2021 –  Pixus Technologies, a provider of embedded computing and enclosure solutions, has announced a new 3-slot 6U OpenVPX development backplane and chassis platform.

The open frame development chassis features the 6U OpenVPX power and ground only backplane with 1 VPX slot and dual VITA 67.3c slots with cutouts in the P3 and P6 sections of the board.   The versatile design allows both VITA 65 and VITA 67 boards to be plugged into the same backplane.  The development backplane can also be combined with a 2nd unit for more slots or other standard VITA 65 or SOSA profiles.  

The open frame chassis features card guide options for air-cooled or conduction-cooled modules, or a mix of the two.  The Pixus chassis platform also offers modular power supplies, an optional fan speed control dial, and a convenient carry handle. 

Pixus offers OpenVPX backplane/chassis systems in commercial, development, and MIL rugged formats.  The company also provides IEEE and Eurocard components for the embedded computer market.

 About Pixus Technologies 

Leveraging over 20 years of innovative standard products, the Pixus team is comprised of industry experts in electronics packaging. Founded in 2009 by senior management from Kaparel Corporation, a Rittal company, Pixus Technologies’ embedded backplanes and systems are focused primarily on  ATCA, OpenVPX, MicroTCA, and custom designs.    Pixus also has an extensive offering of VME-based and cPCI-based solutions.   In May 2011, Pixus Technologies became the sole authorized North and South American supplier of the electronic packaging products previously offered by Kaparel Corporation and Rittal.  

 

Leave a Reply

featured blogs
Apr 15, 2024
With increasing complexity, ascertaining performance in Arm-based SoCs design has become challenging, as it involves system-wide protocols connecting multiple IP in collaboration to deliver the expected performance. Verification teams must do the performance verification at t...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
27,841 views