industry news
Subscribe Now

New Alliance Memory High-Speed CMOS PSRAMs Offer Densities From 8Mb to 128Mb in 48-Ball and 49-Ball FPBGA Packages

Devices Provide Cost-Effective, Easy-to-Use Solutions for High-Bandwidth, Low-Power Applications

SAN CARLOS, Calif. — Oct. 24, 2018 — Alliance Memory today introduced a new family of high-speed CMOS pseudo SRAMs (PSRAMs) with densities from 8Mb to 128Mb in 6.0 mm x 7.0 mm x 1.0 mm 48-ball FPBGA and 4.0 mm by 4.0 mm by 1.0 mm 49-ball FPBGA packages. The devices combine the most desirable features of SRAMs and DRAMs to provide designers with easy-to-use, low-power, and cost-effective memory solutions for wireless, automotive, networking, and industrial applications.

Featuring high-density DRAM cores with SRAM interfaces and on-chip refresh circuits for refresh-free operation, the devices released today provide the high bandwidth and the low power necessary to replace SRAMs in portable electronics such as mobile phones and PDAs, or to serve as companion chips to burst NOR Flash applications.

The interfaces of the AS1C1M16PL-70BIN, AS1C1M16P-70BIN, AS1C2M16P-70BIN, AS1C512K16PL-70BIN, and AS1C512K16P-70BIN are compatible with asynchronous type SRAMs. The AS1C4M16PL-70BIN and AS1C8M16PL-70BIN CellularRAM PSRAMs feature a multiplexed address/data bus for greater bandwidth. The devices support asynchronous and burst operation, and feature read or write burst lengths of 4, 8, 16, or 32 words, or continuous burst.

Available in industrial temperature ranges, the PSRAMs offer fast access speeds of 70s and operate from a single power supply of 1.7V to 1.95V or 2.6V to 3.3V. Additional power-saving features include auto temperature-compensated self-refresh (ATCSR), partial array self-refresh (PASR), and a deep power down (DPD) mode.

Device Specification Table:

Part number

Density

Organization

VCC Range (V)

Temp. (°C)

Package

AS1C512K16PL-70BIN

8Mb

512K x 16

1.7 to 1.95

-30 to +85

48-ball FPBGA

AS1C512K16P-70BIN

8Mb

512K x 16

2.6 to 3.3

-30 to +85

48-ball FPBGA

AS1C1M16PL-70BIN

16Mb

1M x 16

1.7 to 1.95

-40 to +85

48-ball FPBGA

AS1C1M16P-70BIN

16Mb

1M x 16

2.6 to 3.3

-40 to +85

48-ball FPBGA

AS1C2M16P-70BIN

32Mb

2M x 16

2.6 to 3.3

-40 to +85

48-ball FPBGA

AS1C4M16PL-70BIN

64Mb

4M x 16

1.7 to 1.95

-30 to +85

49-ball FPBGA

AS1C8M16PL-70BIN

128Mb

8M x 16

1.7 to 1.95

-30 to +85

49-ball FPBGA

Samples and production quantities of the new PSRAMs will be available in November 2018, with lead times of eight weeks. Pricing for U.S. delivery only starts at $1.15.

About Alliance Memory Inc.
Alliance Memory is a worldwide provider of critical and hard-to-find DRAM and SRAM memory ICs for the communications, computing, consumer electronics, medical, automotive, and industrial markets. The company’s product range includes DRAMs and SRAMs with commercial, industrial, and automotive operating temperature ranges and densities from 64Kb to 8Gb. Privately held, Alliance Memory maintains headquarters in San Carlos, California, and regional offices in Europe, Asia, and South America. More information about Alliance Memory is available online at www.alliancememory.com.

Leave a Reply

featured blogs
Apr 25, 2024
Cadence's seven -year partnership with'¯ Team4Tech '¯has given our employees unique opportunities to harness the power of technology and engage in a three -month philanthropic project to improve the livelihood of communities in need. In Fall 2023, this partnership allowed C...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
30,494 views