industry news
Subscribe Now

Microsemi Announces General Availability of Engineering Samples for its Lowest Power, Cost-Optimized Mid-Range PolarFire FPGAs

Also Announces Availability of PolarFire Kit for Evaluation of Low Power, High Performance Features Platform

ALISO VIEJO, Calif., June 29, 2017 /PRNewswire/ — Microsemi Corporation (Nasdaq: MSCC), a leading provider of semiconductor solutions differentiated by power, security, reliability and performance, today announced its PolarFire™ field programmable gate array (FPGA) engineering samples (ES) are available for ordering. The PolarFire FPGA family provides the lowest power, cost-optimized mid-range devices spanning from 100K logic elements (LEs) to 500K LEs. Its PolarFire™ Evaluation Kit, already shipping to key customers, is also available for ordering from the company and its distribution channels. In addition, Microsemi’s Libero™ SoC PolarFire Design Suite has been updated with version 1.1 Service Pack 1 enabling design starts for the broad customer base, together with key quick start demonstration designs for rapid evaluation and prototyping.

Microsemi’s PolarFire FPGA ES devices, which feature 12.7G transceivers and offer up to 50 percent lower power than competing mid-range FPGAs, have shipped to early access program (EAP) customers since February and are now available for all customers. The FPGA product family is ideal for a wide range of applications within wireline access networks and cellular infrastructuredefense and commercial aviation markets, as well as industry 4.0 which includes the industrial automation and Internet of Things (IoT) markets.

“After successfully shipping initial ES devices and hardware kits in February to our early access and select tier-one customers for system integration and advanced evaluation, we are pleased to reach another key milestone in the PolarFire family rollout by making ES and a high-performance evaluation platform available to our broader customer base,” said Shakeel Peera, senior director of SoC product marketing, at Microsemi. “The release of the evaluation kit allows customers to port complex designs and test out advanced features—including 12 Gbps package protocols, high-speed DDR3/4 memory interfaces and general purpose input/outputs (IOs)—as well as complex signal and waveform processing, all in the industry’s lowest power, cost-optimized midrange FPGA.”

Multiple demo reference designs are available now with full design files for Libero SoC PolarFire targeting the PolarFire Evaluation Kit, including JESD204B Interface, PCI Express (PCIe) Endpoint, 10GBASE-R Ethernet Loopback, DSP FIR Filter and Multi-Rate Transceiver Demo, with additional reference designs planned over the coming months.

Microsemi’s PolarFire Evaluation Kit is a comprehensive platform for evaluating the company’s recently introduced PolarFire FPGAs and is well-suited for high-speed transceiver evaluation, 10Gb Ethernet, IEEE™ 1588, JESD204B, Synchronous Ethernet (SyncE) and CPRI. The solution is also ideal for a wide variety of end markets and applications, including communications (high-speed transceiver evaluation, full-duplex 12.7 Gbps SerDes channel testing, SyncE and 1588 applications, and dual Gigabit Ethernet RJ45 solutions), industrial (PCIe edge testing, and SyncE and 1588 applications), and aerospace and defense (encryption and root-of-trust, secure wireless communications applications, aircraft networking, and actuation and control). The kit features a high-pin-count FPGA mezzanine card (FMC), numerous surface mount assemblies (SMAs), PCIe, dual Gigabit Ethernet RJ45, small form-factor pluggable (SFP) modules, DDR4 and USB.

Offering additional design support for customers, Microsemi’s Libero SoC PolarFire Design Suite provides high productivity with its comprehensive, easy to learn, easy to adopt development tools for designing with Microsemi’s PolarFire FPGAs. The suite includes a complete design flow with Synopsys SynplifyPro synthesis and Mentor Graphics ModelSim mixed-language simulation with best-in-class constraints management, as well as Microsemi’s differentiated FPGA debugging suite, SmartDebug. The SmartDebug tool enables hardware debugging using the in-built dedicated signal probe and offers advantages including live on-chip debugging, eliminating extra FPGA resources, reduced FPGA design debug cycles and enabling read-write capability to LEs and memory blocks. The release of v1.1 SP1 includes faster run time, DDR3 support, and support for advanced 10 Gbps transceiver based protocols, as well as IBIS Algorithmic Modeling Interface (AMI) models for advanced simulation of signal integrity.

Key features of the kit include:

  • 300K LE PolarFire FPGA in an FCG1152 package (MPF300TS-1FCG1152I)
  • HPC FMC connector
  • 1x SFP+ cage
  • IEEE1588 phase-locked loop (PLL)
  • SMA connectors for testing of full-duplex 12.7Gbps SerDes channel
  • 4GB DDR4 x32 and 2GB DDR3 x16
  • PCI Express (x4) edge connector
  • 2 x RJ45 for 10/100/1000 Ethernet using serial gigabit media-independent interface (SGMII) on general purpose input/output (GPIO)
  • Dual 10/100/1,000 BASE-T PHY (VSC8575) for SyncE and 1588 application
  • Power management unit for 1 or 1.05 volt (V) PolarFire FPGA core voltage
  • USB to universal asynchronous receiver/transmitter (UART) interface
  • Embedded programming and debugging using serial peripheral interface (SPI) and Joint Test Action Group (JTAG)
  • On-board power monitoring
  • 2 x 1Gb SPI flash memory

Availability


PolarFire 300K LE FPGA devices are available for ES ordering now with standard lead times. PolarFire Evaluation Kit MPF300-EVAL-KIT-ES is available for ordering and shipping now. Libero SoC PolarFire v1.1 SP1 software is available for immediate download. For more information, visit www.microsemi.com/polarfire or email sales.support@microsemi.com.

About PolarFire FPGAs


Microsemi’s new cost-optimized PolarFire FPGAs deliver the industry’s lowest power at mid-range densities with exceptional security and reliability. The product family features 12.7 Gbps transceivers and offer up to 50 percent lower power than competing FPGAs. Densities span from 100K to 500K LEs and are ideal for a wide range of applications within wireline access networks and cellular infrastructure, defense and commercial aviation markets, as well as industry 4.0 which includes the industrial automation and internet of things (IoT) markets.

PolarFire FPGAs’ transceivers can support multiple serial protocols, making the products ideal for communications applications with 10Gbps Ethernet, CPRI, JESD204B, Interlaken and PCIe. In addition, the ability to implement serial gigabit Ethernet (SGMII) on GPIO enables numerous 1Gbps Ethernet links to be supported. PolarFire FPGAs also contain the most hardened security IP to protect customer designs, data and supply chain. The non-volatile PolarFire product family consumes 10 times less static power than competitive devices and features an even lower standby power referred to as Flash*Freeze.  For more information, visit www.microsemi.com/polarfire.

About Microsemi


Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world’s standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

 

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Designing for Functional Safety with Infineon Memory
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Alex Bahm from Infineon investigate the benefits of Infineon’s SEMPER NOR Flash and how the reliability, long-term data retention, and functional safety compliance make this memory solution a great choice for a variety of mission critical applications. They also examine how SEMPER NOR Flash has been architected and designed for functional safety and how Infineon’s Solutions Hub can help you get started using SEMPER NOR Flash in your next design.
Apr 22, 2024
1,415 views