industry news
Subscribe Now

Meridian RDC Offers Unique Reset Analysis Engine, Full-chip Capacity and Precise Debug

Real Intent Inc., a leading provider of SoC and FPGA sign-off verification solutions, today announced a new product, Meridian RDC, for comprehensive reset domain crossing (RDC) sign-off. Meridian RDC is the fastest and most precise RDC sign-off tool on the market. The new Meridian RDC product delivers a new and unique reset domain crossing identification and verification engine, performance, and capacity to support today’s SoCs and data-driven debug. Meridian RDC extends Real Intent’s product leadership in delivering the industry’s fastest sign-off solutions.Design functionality may be incorrect due to metastability induced by reset propagation, glitches on asynchronous resets, or reconvergence of synchronized resets. Meridian RDC performs comprehensive static and functional analysis to ensure that signals crossing reset domains function reliably. It pinpoints all RDC problems arising from software-resets, hardware resets and/or low power resets. Meridian RDC is built upon the proven, highest capacity, most comprehensive static analysis engines leveraged from the market-leading Meridian CDC (Clock Domain Crossing) solution.Oren Katzir, Vice President of Applications at Real Intent, explained, “Poor reset design can result in unreliable functional resets, causing intermittent catastrophic chip failures. These chip-killer errors are not caught in static solutions like STA, clock domain crossing tools, or through simulation, and can be expensive to fix.”Katzir added, “Our new Meridian RDC product’s unique technology allows designers to use effective strategies to guarantee complete RDC correctness. Our users have performed RDC analysis on blocks, IPs, subsystems, and full-chip levels. Users especially like that Meridian RDC’s smart reporting keeps them focused on important issues through efficient organization of findings.”Meridian RDC also includes iDebug, Real Intent’s new state-of-the-art design intent debugger and data manager. It employs a full database that captures all phases of RDC verification for the intelligent scope-based analysis of design intent. In addition, iDebug identifies the root causes of issues, and minimizes iterations and debug time through an easy-to-use programmable graphical interface. With its powerful command-line interface, iDebug supports a fully customizable sign-off methodology that can be tailored for any design flow.For more information, please visit the Meridian RDC product page.

The new release of Meridian RDC is available now. Pricing depends on product configuration. For more information, please email

About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit for more information.

Leave a Reply

featured blogs
Jul 1, 2022
We all look for 100% perfection and want to turn our dreams (expectations) into reality as far as we can. Are you also looking for a magic wand to turn expectation into reality? The story applies to... ...
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Multi-Vendor Extra Long Reach 112G SerDes Interoperability Between Synopsys and AMD

Sponsored by Synopsys

This OFC 2022 demo features Synopsys 112G Ethernet IP interoperating with AMD's 112G FPGA and 2.5m DAC, showcasing best TX and RX performance with auto negotiation and link training.

Learn More

featured paper

Addressing high-voltage design challenges with reliable and affordable isolation tech

Sponsored by Texas Instruments

Check out TI’s new white paper for an overview of galvanic isolation techniques, as well as how to improve isolated designs in electric vehicles, grid infrastructure, factory automation and motor drives.

Click to read more

featured chalk talk

Introducing Vivado ML Editions

Sponsored by Xilinx

There are many ways that machine learning can help improve our IC designs, but when it comes to quality of results and design iteration - it’s a game changer. In this episode of Chalk Talk, Amelia Dalton chats with Nick Ni from Xilinx about the benefits of machine learning design optimization, what hierarchical module-based compilation brings to the table, and why extending a module design into an end-to-end flow can make all the difference in your next IC design.

Click here for more information about Vivado ML