industry news
Subscribe Now

Meridian RDC Offers Unique Reset Analysis Engine, Full-chip Capacity and Precise Debug

Real Intent Inc., a leading provider of SoC and FPGA sign-off verification solutions, today announced a new product, Meridian RDC, for comprehensive reset domain crossing (RDC) sign-off. Meridian RDC is the fastest and most precise RDC sign-off tool on the market. The new Meridian RDC product delivers a new and unique reset domain crossing identification and verification engine, performance, and capacity to support today’s SoCs and data-driven debug. Meridian RDC extends Real Intent’s product leadership in delivering the industry’s fastest sign-off solutions.Design functionality may be incorrect due to metastability induced by reset propagation, glitches on asynchronous resets, or reconvergence of synchronized resets. Meridian RDC performs comprehensive static and functional analysis to ensure that signals crossing reset domains function reliably. It pinpoints all RDC problems arising from software-resets, hardware resets and/or low power resets. Meridian RDC is built upon the proven, highest capacity, most comprehensive static analysis engines leveraged from the market-leading Meridian CDC (Clock Domain Crossing) solution.Oren Katzir, Vice President of Applications at Real Intent, explained, “Poor reset design can result in unreliable functional resets, causing intermittent catastrophic chip failures. These chip-killer errors are not caught in static solutions like STA, clock domain crossing tools, or through simulation, and can be expensive to fix.”Katzir added, “Our new Meridian RDC product’s unique technology allows designers to use effective strategies to guarantee complete RDC correctness. Our users have performed RDC analysis on blocks, IPs, subsystems, and full-chip levels. Users especially like that Meridian RDC’s smart reporting keeps them focused on important issues through efficient organization of findings.”Meridian RDC also includes iDebug, Real Intent’s new state-of-the-art design intent debugger and data manager. It employs a full database that captures all phases of RDC verification for the intelligent scope-based analysis of design intent. In addition, iDebug identifies the root causes of issues, and minimizes iterations and debug time through an easy-to-use programmable graphical interface. With its powerful command-line interface, iDebug supports a fully customizable sign-off methodology that can be tailored for any design flow.For more information, please visit the Meridian RDC product page.

The new release of Meridian RDC is available now. Pricing depends on product configuration. For more information, please email

About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit for more information.

Leave a Reply

featured blogs
Nov 23, 2022
The current challenge in custom/mixed-signal design is to have a fast and silicon-accurate methodology. In this blog series, we are exploring the Custom IC Design Flow and Methodology stages. This methodology directly addresses the primary challenge of predictability in creat...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

Solar Cells Optimized for Indoor Applications

Sponsored by Mouser Electronics and TDK

Solar cell technology is more popular than ever before, but we have only begun to scratch the surface when it comes to new applications for photovoltaic cell technology. In this episode of Chalk Talk, Amelia Dalton chats with Chris Burket from TDK about the basics of photovoltaic cells, what sets TDK’s a-SI film solar cells away from other solar cell technology on the market today and the cool new applications that can take advantage of this powerful technology.

Click here for more information about TDK BCS Low Illumination Solar Cells