industry news
Subscribe Now

Mentor’s new LightSuite Photonic Compiler automated layout tool speeds integrated photonic design development

Mentor, a Siemens business, today announced LightSuite™ Photonic Compiler – the industry’s first integrated photonic automated layout system. This new tool enables companies designing integrated photonic layouts to describe designs in the Python language, from which the tool then automatically generates designs ready for fabrication. The resulting design is “Correct by Calibre” – with the implementation precisely guided by Mentor’s Calibre® RealTime Custom verification tool. LightSuite Photonic Compiler enables designers to generate as well as update large photonic layouts in minutes versus weeks.

With this breakthrough technology, companies can dramatically speed the development of integrated photonic designs that will bring speed-of-light communications directly into high-speed networking and high-performance computing (HPC) systems. It also speeds the development of more cost-effective LiDAR technology, which is seen as essential to enabling the mass deployment of autonomous vehicles.

“Mentor’s LightSuite Photonic Compiler represents a quantum leap in automating what has up to now been a highly manual, full-custom process that required deep knowledge of photonics as well as electronics,” said Joe Sawicki, vice president and general manager of the Design-to-Silicon Division at Mentor, a Siemens business. “With the new LightSuite Photonic Compiler, Mentor is enabling more companies to push the envelope in creating integrated photonic designs.”

“LightSuite Photonic Compiler fixes the biggest roadblocks preventing industry-wide adoption of electro-optical design and simulation of photonic chips,” said M. Ashkan Seyedi, Ph.D., senior research scientist, Hewlett Packard Enterprise. “Photonic chips promise amazing performance, but designing circuits today is just too difficult and requires specialized knowledge. LightSuite Photonic Compiler circumvents those challenges and enables scalability. I’m thrilled to have worked with Mentor to develop this tool to make it possible for anyone to design and build photonic circuits as easily as designing electronic circuits.”

Until now, photonic designers have been forced to use analog, full-custom IC tools to create photonic designs. In this flow, designers manually place components from a process design kit (PDK) and then interconnect those components manually. Photonic components must be interconnected with curved waveguides. After they have manually placed and interconnected the components, they typically perform a full Calibre physical verification run to check for design rule violations, as Calibre DRC can find violations even in photonic designs.

Mentor designed the new LightSuite Photonic Compiler specifically for photonic layout so that engineers have complete control of their layouts and can use the tool to automatically perform the placement and interconnecting of both photonic and electrical components. The designers create a Python script that is used to drive the LightSuite Photonic Compiler. Initial placement can also be defined in Python, or come from a pre-placed OpenAccess design. Next, the tool interconnects photonics components with curved wave guides. As some of the components might contain built-in electrical elements, the tool will route these electrical connections simultaneously along with the curved waveguides.

LightSuite Photonic Compiler uses Calibre RealTime Custom during the inner placement and routing loop, resulting in a layout that is design-rule correct. The tool enables designers to perform “what-if” design exploration for photonics designs, which was prohibitively time consuming with manual layout. With this new level of automation, designers can generate a new layout in minutes versus weeks for large designs.

Mentor will demonstrate LightSuite Photonic Compiler at ECOC in Rome, September 24 – 26 at Stand 436. LightSuite Photonic Compiler will be available on October 1.

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

AI SoC Chats: Understanding Compute Needs for AI SoCs

Sponsored by Synopsys

Will your next system require high performance AI? Learn what the latest systems are using for computation, including AI math, floating point and dot product hardware, and processor IP.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Building Automation and Control Systems (BACS)

Sponsored by Analog Devices

Analog Devices' industrial communication products provide building automation engineers with a broad range of Analog IO, Digital IO, Isolation, and communication interfaces that combine low power, robust performance, and improved diagnostics in the smallest possible form factors.

Click here to read more

featured chalk talk

Accelerating Physical Verification Productivity Part Two

Sponsored by Synopsys

Physical verification of IC designs at today’s advanced process nodes requires an immense amount of processing power. But, getting your design and verification tools to take full advantage of the compute resources available can be a challenge. In this episode of Chalk Talk, Amelia Dalton chats with Manoz Palaparthi of Synopsys about dramatically improving the performance of your physical verification process. 

Click here for more information about Physical Verification using IC Validator