industry news
Subscribe Now

Mentor partners with Arm to help customers optimize the functional verification of sophisticated, next-generation ICs

Mentor, a Siemens business, today announced a partnership with Arm® to help integrated circuit (IC) designers optimize and streamline the functional verification of their Arm-based designs. With this collaboration, the Arm Design Reviews program now offers the expertise of Mentor’s top functional verification engineers to help customers optimize their Arm-based System-on-Chip (SoC) designs.

Arm’s new RTL Verification Design Review service, in collaboration with Mentor, helps IC design teams find the right balance of quality, advanced capability and cost for their Arm IP at the RTL level. The reviews can help customers enhance key design elements, including signal connectivity, system coherency, correct implementation and system performance.  

“Mentor and Arm have a strong track record of successful collaboration, and we are pleased to continue this long and fruitful relationship,” said Sam George, vice president, Mentor Consulting. “Mentor’s expertise in RTL design, combined with Arm’s extensive system design expertise, provides an invaluable wealth of knowledge for our shared customers.” 

Verification for a new IC can consume more than half of the total time spent on a typical SoC design. The efficient management of IC functional verification cycles grows increasingly critical as more complex designs are required to meet the demands of end-applications within the automotive, industrial equipment, medical and Internet of Things markets. The Arm and Mentor collaboration is intended to help mutual customers overcome these challenges by helping to optimize and dramatically shorten verification cycles.

With decades of expertise in the electronic design automation (EDA) market, Mentor is recognized globally for its expertise in IC functional verification technology. Many of the IC industry’s most innovative and successful products were developed using Mentor technology. 

“Verification is a crucial part of the SoC design process that cannot be overlooked,” said Ciarán Dunne, vice president and general manager, Partner Enablement at Arm. “Our new RTL Verification Design Review service offers the shared insight and expertise of Arm and Mentor, enabling customers to further improve the quality of their designs while shortening design cycles, time-to-market and reducing project risk.”

Additional information about Arm’s new RTL Verification Design Review service is available at http://www.arm.com/design-reviews

On November 4, Arm will conduct a free webinar entitled “Selecting the Best Design Verification Strategy for Your Design”. Featuring Mentor RTL experts, the webinar will take place at 10am GMT and again at 4pm GMT. Registration is open now. 

Leave a Reply

featured blogs
Nov 24, 2020
In our last Knowledge Booster Blog , we introduced you to some tips and tricks for the optimal use of the Virtuoso ADE Product Suite . W e are now happy to present you with some further news from our... [[ Click on the title to access the full blog on the Cadence Community s...
Nov 23, 2020
It'€™s been a long time since I performed Karnaugh map minimizations by hand. As a result, on my first pass, I missed a couple of obvious optimizations....
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...
Nov 20, 2020
[From the last episode: We looked at neuromorphic machine learning, which is intended to act more like the brain does.] Our last topic to cover on learning (ML) is about training. We talked about supervised learning, which means we'€™re training a model based on a bunch of ...

featured video

AI SoC Chats: Scaling AI Systems with Die-to-Die Interfaces

Sponsored by Synopsys

Join Synopsys Interface IP expert Manmeet Walia to understand the trends around scaling AI SoCs and systems while minimizing latency and power by using die-to-die interfaces.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Reducing Radiated EMI

Sponsored by Maxim Integrated

This application note explains how to reduce the radiated EMI emission in the MAX38643 nanopower buck converter. It also explains the sources of EMI noise, and provides a few simple methods to reduce the radiated EMI and make the MAX38643 buck converter compliant to the CISPR32 standard Class B limit.

Click here to download the whitepaper

Featured Chalk Talk

TensorFlow to RTL with High-Level Synthesis

Sponsored by Cadence Design Systems

Bridging the gap from the AI and data science world to the RTL and hardware design world can be challenging. High-level synthesis (HLS) can provide a mechanism to get from AI frameworks like TensorFlow into synthesizable RTL, enabling the development of high-performance inference architectures. In this episode of Chalk Talk, Amelia Dalton chats with Dave Apte of Cadence Design Systems about doing AI design with HLS.

More information