industry news
Subscribe Now

Mentor partners with Arm to help customers optimize the functional verification of sophisticated, next-generation ICs

Mentor, a Siemens business, today announced a partnership with Arm® to help integrated circuit (IC) designers optimize and streamline the functional verification of their Arm-based designs. With this collaboration, the Arm Design Reviews program now offers the expertise of Mentor’s top functional verification engineers to help customers optimize their Arm-based System-on-Chip (SoC) designs.

Arm’s new RTL Verification Design Review service, in collaboration with Mentor, helps IC design teams find the right balance of quality, advanced capability and cost for their Arm IP at the RTL level. The reviews can help customers enhance key design elements, including signal connectivity, system coherency, correct implementation and system performance.  

“Mentor and Arm have a strong track record of successful collaboration, and we are pleased to continue this long and fruitful relationship,” said Sam George, vice president, Mentor Consulting. “Mentor’s expertise in RTL design, combined with Arm’s extensive system design expertise, provides an invaluable wealth of knowledge for our shared customers.” 

Verification for a new IC can consume more than half of the total time spent on a typical SoC design. The efficient management of IC functional verification cycles grows increasingly critical as more complex designs are required to meet the demands of end-applications within the automotive, industrial equipment, medical and Internet of Things markets. The Arm and Mentor collaboration is intended to help mutual customers overcome these challenges by helping to optimize and dramatically shorten verification cycles.

With decades of expertise in the electronic design automation (EDA) market, Mentor is recognized globally for its expertise in IC functional verification technology. Many of the IC industry’s most innovative and successful products were developed using Mentor technology. 

“Verification is a crucial part of the SoC design process that cannot be overlooked,” said Ciarán Dunne, vice president and general manager, Partner Enablement at Arm. “Our new RTL Verification Design Review service offers the shared insight and expertise of Arm and Mentor, enabling customers to further improve the quality of their designs while shortening design cycles, time-to-market and reducing project risk.”

Additional information about Arm’s new RTL Verification Design Review service is available at http://www.arm.com/design-reviews

On November 4, Arm will conduct a free webinar entitled “Selecting the Best Design Verification Strategy for Your Design”. Featuring Mentor RTL experts, the webinar will take place at 10am GMT and again at 4pm GMT. Registration is open now. 

Leave a Reply

featured blogs
Nov 25, 2020
It constantly amazes me how there are always multiple ways of doing things. The problem is that sometimes it'€™s hard to decide which option is best....
Nov 25, 2020
[From the last episode: We looked at what it takes to generate data that can be used to train machine-learning .] We take a break from learning how IoT technology works for one of our occasional posts on how IoT technology is used. In this case, we look at trucking fleet mana...
Nov 25, 2020
It might seem simple, but database units and accuracy directly relate to the artwork generated, and it is possible to misunderstand the artwork format as it relates to the board setup. Thirty years... [[ Click on the title to access the full blog on the Cadence Community sit...
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...

featured video

Available DesignWare MIPI D-PHY IP for 22-nm Process

Sponsored by Synopsys

This video describes the advantages of Synopsys' MIPI D-PHY IP for 22-nm process, available in RX, TX, bidirectional mode, 2 and 4 lanes, operating at 10 Gbps. The IP is ideal for IoT, automotive, and AI Edge applications.

Click here for more information about DesignWare MIPI IP Solutions

Featured paper

Top 9 design questions about digital isolators

Sponsored by Texas Instruments

Looking for more information about digital isolators? We’re here to help. Based on TI E2E™ support forum feedback, we compiled a list of the most frequently asked questions about digital isolator design challenges. This article covers questions such as, “What is the logic state of a digital isolator with no input signal?”, and “Can you leave unused channel pins on a digital isolator floating?”

Click here to download the whitepaper

Featured Chalk Talk

RF Interconnect for Wireless Applications

Sponsored by Mouser Electronics and Amphenol RF

The 5G revolution puts daunting demands on antenna technology. With massive MIMO and mm wave, 5g opens a whole new era in antenna solutions. In this episode of Chalk Talk, Amelia Dalton chats with Owen Barthelmes and Kelly Freeman of Amphenol RF about 5G antenna technology, and how Amphenol RF’s HD-EFI connector solution can help you with your next 5G design.

Click here for more info about Amphenol RF 5G Wireless Connectors