industry news
Subscribe Now

Mentor launches unique, end-to-end Xpedition High- Density Advanced Packaging flow

  • The Mentor® Xpedition® High-Density Advanced Packaging (HDAP) flow is the industry’s first comprehensive solution for the design and verification of today’s leading-edge IC package designs.
  • Industry-unique Xpedition Substrate Integrator tool enables rapid prototyping of heterogeneous substrate package assemblies.
  • The new Xpedition Package Design technology for physical package implementation ensures data synchronization for confident design sign-off and verification.
  • Integrated Mentor HyperLynx® technologies provide 2.5D/3D simulation models and design rule checking (DRC) to identify and resolve design errors with accuracy before tape-out.
  • Calibre® 3DSTACK technology enables complete signoff verification of a wide variety of 2.5D and 3D stacked die assemblies.

Mentor, a Siemens business, today announced the industry’s most comprehensive and productive solution for advanced IC package design, the Xpedition® High-Density Advanced Packaging (HDAP) flow. This comprehensive end-to-end solution, from rapid prototyping to GDS signoff, combines the Mentor® Xpedition, HyperLynx®, and Calibre® technologies. The new Mentor IC package design flow delivers faster, higher-quality results compared to existing HDAP methodologies and technologies. The Xpedition HDAP design environment provides early, rapid and accurate “what-if” prototype evaluations in just hours versus days or weeks compared to existing tools and processes, enabling exploration and optimization of HDAP designs before detailed implementation.

With emerging advanced packaging technologies such as fan-out wafer-level packaging (FOWLP), the worlds of IC design and packaging design are converging. This presents unique challenges to existing traditional design methodologies, driving a demand for new efficient processes, methodologies and design tools. Existing tools are inefficient – often failing when designs get to manufacturing. Mentor has addressed this problem with a unique HDAP solution comprising multi-substrate integration prototyping, and detailed physical implementation with foundry/OSAT-level verification and signoff.

“FOWLP projects a staggering expected growth rate of 82% from 2015 to 2020,” states Jan Vardaman, president of TechSearch International, Inc. “However, FOWLP is disruptive to the traditional design and manufacturing supply chain, and as with other high-density advanced packaging technologies, is driving the need for the co-design of devices and packages, and new flows, such as the Mentor HDAP solution.”

Unique HDAP Integration, Prototyping, and Package Design Technologies

The new HDAP flow introduces two unique technologies. The first, the Xpedition Substrate Integrator tool, is a graphical, rapid virtual prototyping environment which explores and integrates heterogeneous ICs with interposers, packages and PCBs. It provides fast and predictable assembly prototyping of complete cross-domain substrate systems through a rule-based methodology for optimal connectivity, performance, and manufacturability. The second new technology is the Xpedition Package Designer tool, a complete HDAP design-to-mask-ready GDS output solution, which manages the physical implementation of the package. The Xpedition Package Designer tool leverages the built-in HyperLynx design rule checking (DRC) for detailed in-design checking before signoff, and the HyperLynx FAST3D package solver provides package model creation. Direct integration with the Calibre tool then provides process design kit (PDK) signoff.

Integrated HyperLynx® Technology for In-Design Checking

The Xpedition HDAP flow is integrated with two Mentor HyperLynx technologies for 3D signal integrity (SI) and power integrity (PI), and in-process design rule checking (DRC). Package designers can simulate SI/PI 3D models using the HyperLynx FAST 3D field solver for extraction and analysis. The HyperLynx DRC tool easily identifies and resolves substrate-level DRC errors, typically finding 80-90% of the problems before final tape-out and sign-off verification.

Calibre® 3DSTACK Technology

When integrated with the Xpedition Package Designer tool, the Calibre 3DSTACK technology provides 2.5D/3D package physical verification. IC package designers can perform signoff design rule checking (DRC) and layout-versus-schematic (LVS) checking of complete multi-die systems at any process node, without breaking current tool flows or requiring new data formats, significantly reducing time to tapeout.

OSAT Alliance Program

Mentor has also launched an outsourced assembly and test (OSAT) Alliance program, a global design and supply chain resource for fabless customers to ease the adoption of emerging HDAP technologies. The OSAT Alliance Program includes proven design flows, tool kits, and recommended best practices for verification and signoff processes to create HDAP projects with the highest-quality results.

“The new Xpedition HDAP solution from Mentor brings together proven, industry-leading technologies from Xpediton, HyperLynx, and Calibre,” stated A.J. Incorvaia, vice-president and general manager of the Mentor Board Systems Division. “Companies are looking for a proven focused solution for FOWLP that combines foundry and OSAT design and manufacturing signoff support. The Xpedition HDAP flow provides our customers with a unified design and verification environment for foundry sign-off-ready designs.”

Product Availability

The Xpedition HDAP solution is available today. For additional product information, go to the website: https://www.mentor.com/pcb/ic-packaging. Mentor will also conduct Xpedition HDAP flow technical sessions at the Design Automation Conference (June 19-22, 2017 in Austin, Texas). To register: https://www.mentor.com/events/design-
automation-conference/focus/pcb

Leave a Reply

featured blogs
Aug 9, 2022
The ARMMS RF and Microwave Society is an independent professional society comprised of individuals with interest in the design and measurement of devices and products operating at RF and Microwave frequencies.'¯ The Society serves as a focal point for discussions on a wide r...
Aug 3, 2022
With the completion of the Azure Sky wind farm in Texas, we explore the impact of renewable energy, waste reduction, and more on our sustainability efforts. The post A Change in the Wind: Synopsys’ Sustainability Efforts Grow with a Wind Farm in Texas appeared first on...
Jul 27, 2022
It's easy to envisage a not-so-distant future when sophisticated brain-computer interfaces become available for general-purpose infotainment use....

featured video

Learn How Xcelium Apps Help You Achieve Verification Closure Early for IP/SoC Designs

Sponsored by Cadence Design Systems

Cadence Xcelium Logic Simulator provides the best engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed-signal, low power, and X-propagation. It leverages a set of domain-specific apps, including mixed-signal, machine learning, functional safety, and more, that enable users to achieve verification closure early for IP and SoC designs. Learn how these domain-specific apps can help you achieve verification closure early for IP and SoC designs.

Click here to learn more

featured chalk talk

10X Faster Analog Simulation with PrimeSim Continuum

Sponsored by Synopsys

IC design has come a very long way in a short amount of time. Today, our SoC designs frequently include integrated analog, 100+ Gigabit data rates and 3D stacked DRAM integrated into our SoCs on interposers. In order to keep our heads above water in all of this IC complexity, we need a unified circuit simulation workflow and a fast signoff SPICE and FastSPICE architecture. In this episode of Chalk Talk, Amelia Dalton chats with Hany Elhak from Synopsys about how the unified workflow of the PrimeSim Continuum from Synopsys can help you address systematic and scale complexity for your next IC design.

Click to read more about PrimeSim Continuum