industry news
Subscribe Now

Menta Embeds sureCore Low Power SRAM IP on TSMC’s 28nm Process

eFPGAs enable programmability in SoCs for low power products

Montpellier, France, September 6, 2017  — Menta SAS, a leading embedded FPGA (eFPGA) Intellectual Property (IP) provider, and sureCore Ltd., a low-power SRAM IP leader, today opened the doors to creative power-sensitive design in leading-edge applications with the availability of eFPGA IP with embedded sureCore PowerMiserTM low-power SRAM IP. The IP is optimized for the TSMC 28 nanometer process.

Menta’s eFPGAs enable programmability to be embedded into complex SoCs, allowing changes to be made to the RTL at will, post-production, thereby eliminating costly re-spins. This capability is critical to meeting the sometimes conflicting requirements of changing standards, security updates and shrinking time-to-market windows of mobile and consumer products, IoT devices, networking and automotive ICs.

SureCore’s single port synchronous low power PowerMiser IP delivers more than 50% dynamic power savings and up to 38% static power savings compared to today’s commercially available alternatives.  PowerMiser is ideal for leading-edge devices demanding long battery life and minimal operating and stand-by power consumption. The macro is process agnostic and silicon proven in both CMOS and FDSOI manufacturing processes. 

“Menta is pleased to demonstrate the flexibility of its eFPGA IP by integrating sureCore innovative low-power SRAM,” said Yoan Dupret, Managing Director of Menta. “Adding sureCore SRAM IP within our eFPGA IP and Origami Programmer software only required a couple of weeks thanks to sureCore support and SRAM IP ease of integration.”

“This collaboration represents the first stage in an on-going relationship where sureCore provide custom memory solutions on Menta’s customers’ requests.  Our commitment is to help Menta provide forward-looking designs with the lowest power eFPGA,” explained Eric Gunn, sureCore’s Chief Operating Officer.

The eFPGA core IP includes 800 LUT6 equivalent, six 18bit MAC and 6Kb of sureCore single port SRAM in the TSMC 28HPC+ technology node running at 0.9V.  The new IP targets mobile, base stations and IoT products for applications such as flexible interface bridging, power-up management or sensor hubs. Menta eFPGA IP including sureCore SRAM IP can be customized with various amount of LUTs, DSPs and SRAM based on customer requirements; and in the most widely used 40nm ULP and 28nm LP processes, as well as 28nm FDSOI technology.

Availability

Menta’s eFPGA IP core datasheet and associated software are available now. For more information, please visit www.menta-efpga.com, or contact our customer support team at info@menta-efpga.com.

About Menta

Menta is a privately held company based in Montpellier, France. The company provides embedded FPGA (eFPGA) technology for SoC, ASIC or SASSP designs. Menta’s programmable logic architecture is based on scalable, customizable and easily programmable architecture created to provide programmability for next-generation ASIC design with the benefits of eFPGA design flexibility. For more information, visit the company website at: www.menta-efpga.com

About sureCore

sureCore Limited is an SRAM IP company based in Sheffield, UK, developing low power memories for current and next generation, silicon process technologies. Its award-winning, world-leading, low power SRAM design is process independent and variability tolerant, making it suitable for a wide range of technology nodes. This IP will help SoC developers meet both challenging power budgets and manufacturability constraints posed by leading edge process nodes.

Leave a Reply

featured blogs
Apr 2, 2026
Build, code, and explore with your own AI-powered Mars rover kit, inspired by NASA's Perseverance mission....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!
Apr 20, 2026
691 views