industry news
Subscribe Now

Lattice MachXO3D Secure Control FPGA Receives Security Certification from NIST

CAVP Certification for MachXO3D FPGAs Enables Communication/Compute, Industrial and Automotive Systems to Protect, Detect and Recover from Attacks

HILLSBORO, OR – October 16, 2019 – Lattice Semiconductor (NASDAQ: LSCC), the low power programmable leader, today announced its MachXO3D™ FPGAs for secure system control received the National Institute of Standards and Technology’s (NIST) Cryptographic Algorithm Validation Program (CAVP) certification. CAVP validates that critical MachXO3D cryptographic algorithms are compliant with Federal Information Processing Standards (FIPS), the U.S. federal government’s standard for cryptographic software.

By complying with both the CAVP and NIST’s Platform Firmware Resilience specifications, the MachXO3D FPGA’s security mechanisms can protect, detect and recover the device and other system components from unauthorized firmware access throughout its entire operating life: from the device’s initial integration, through system shipment, installation and its entire operational life.

“Securing hardware against unauthorized access is critical to preventing the potentially catastrophic damage caused by data and design theft, product cloning and overbuilding, and device tampering or hijacking. However, as the threat landscape is constantly evolving, it’s difficult for OEMs to confirm their system’s hardware is truly protected,” said Jim Tavacoli, Senior Director of Product Marketing, Lattice Semiconductor. “By obtaining CAVP certification for our MachXO3D FPGAs, Lattice addresses many of the hardware security concerns the industrial, automotive and computing markets currently face by assuring OEMs that their systems are protected by cryptographic solutions independently confirmed to be compliant with stringent U.S. government regulations.”

MachXO3D is the only FPGA on the market that combines the design flexibility of programmable logic with a secure dual-boot configuration block to provide easy application design, establish a hardware-based Root of Trust to ensure system components only boot from authorized firmware, and enable secure delivery of firmware updates in the field. Key features of the MachXO3D include:

  • Up to 9K look-up tables for implementing logic that instantly configures at power up from on device flash memory
  • On-device regulator for single 2.5/3.3-volt power supply operation
  • Support for up to 2700 Kbits of user Flash memory and up to 430 Kbits sysMEM™ embedded block RAM to provide more flexible design options
  • Up to 383 I/Os, configurable to support LVCMOS 3.3 to 1.0, and designed to integrate into a wide variety of system environments with features such as hot-socketing, default pull-down, input hysteresis, and programmable slew rate
  • Embedded security block that provides pre-verified hardware support for cryptographic functions such as ECDSA256, ECIES, AES, SHA, HMAC, TRNG, Unique Secure ID and Public/Private Key Generation
  • Embedded secure configuration engine to ensure only FPGA configurations from a trusted source can be installed
  • Dual on-device configuration memories to enable fail-safe reprogramming of component firmware in the event of compromise

Samples of the MachXO3D are available now. For more information, please visit http://www.latticesemi.com/MachXO3D.

The National Institute of Standards and Technology (NIST) provides technology, measurement, and standards to various industries, helping them become more secure and globally competitive. For more information about the MachXO3D FPGA’s CAVP certification, including its implementation, operational environment, validation date and algorithm, please visit https://csrc.nist.gov/projects/cryptographic-algorithm-validation-program/details?validation=31395.

About Lattice Semiconductor

Lattice Semiconductor (NASDAQ: LSCC) is the low power programmable leader. We solve customer problems across the network, from the Edge to the Cloud, in the growing communications, computing, industrial, automotive and consumer markets. Our technology, long-standing relationships, and commitment to world-class support lets our customers quickly and easily unleash their innovation to create a smart, secure and connected world.

For more information about Lattice, please visit www.latticesemi.com. You can also follow us via LinkedInTwitterFacebookYouTubeWeChatWeibo or Youku.

Leave a Reply

featured blogs
Jun 22, 2021
Have you ever been in a situation where the run has started and you realize that you needed to add two more workers, or drop a couple of them? In such cases, you wait for the run to complete, make... [[ Click on the title to access the full blog on the Cadence Community site...
Jun 21, 2021
By James Paris Last Saturday was my son's birthday and we had many things to… The post Time is money'¦so why waste it on bad data? appeared first on Design with Calibre....
Jun 17, 2021
Learn how cloud-based SoC design and functional verification systems such as ZeBu Cloud accelerate networking SoC readiness across both hardware & software. The post The Quest for the Most Advanced Networking SoC: Achieving Breakthrough Verification Efficiency with Clou...
Jun 17, 2021
In today’s blog episode, we would like to introduce our newest White Paper: “System and Component qualifications of VPX solutions, Create a novel, low-cost, easy to build, high reliability test platform for VPX modules“. Over the past year, Samtec has worked...

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

An FPGA-Based Solution for a Graph Neural Network Accelerator

Sponsored by Achronix

Graph Neural Networks (GNN) drive high demand for compute and memory performance and a software only based implementation of a GNN does not meet performance targets. As a result, there is an urgent need for hardware-based GNN acceleration. While traditional convolutional neural network (CNN) hardware acceleration has many solutions, the hardware acceleration of GNN has not been fully discussed and researched. This white paper reviews the latest GNN algorithms, the current status of acceleration technology research, and discusses FPGA-based GNN acceleration technology.

Click to read more

featured chalk talk

High-Performance Test to 70 GHz

Sponsored by Samtec

Today’s high-speed serial interfaces with PAM4 present serious challenges when it comes to test. Eval boards can end up huge, and signal integrity of the test point system is always a concern. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about the Bullseye test point system, which can maintain signal integrity up to 70 GHz with a compact test point footprint.

Click here for more information about Samtec’s Bulls Eye® Test System