industry news
Subscribe Now

Latest Release of Synopsys’ Design Compiler NXT is Ready for Broad Availability

Early Adopters Realizing Up to 2X Faster Runtime, 10% Improved QoR, and Tight Correlation to IC Compiler II

MOUNTAIN VIEW, Calif., March 13, 2019 /PRNewswire/ —

Highlights:

  • Synopsys Design Compiler NXT incorporates innovative and efficient optimization engines delivering faster runtime and improved power and timing QoR
  • Advanced-node support, including common libraries and aligned RC extraction with IC Compiler II, delivers extremely tight correlation at 5nm and beyond
  • Early adopters cite plug-and-play deployment and significant productivity and QoR benefits

Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of Design Compiler® NXT, the latest innovation in the Design Compiler family of RTL synthesis products. Early adopters have deployed the new technologies in their design flows and are realizing faster runtimes and very tight correlation with Synopsys’ IC Compiler II place-and-route system, leading to shorter, more convergent design cycles. In addition, power and timing quality of results (QoR) improvements are enabling them to develop more competitive products for markets such as artificial intelligence (AI), 5G, and autonomous transportation.

“Increasing product complexity and performance targets are driving AMD’s need for predictable and efficient design flows that can enable high-performance designs. To help achieve these goals, we are collaborating with Synopsys on new technologies designed to accurately estimate RC and timing in synthesis and help improve prediction of place-and-route results,” said Rajit Seahra, senior fellow of physical design methodology at AMD. “With Synopsys Design Compiler NXT, we are beginning to see significant improvement in RC and timing correlation to IC Compiler II, in addition to runtime speed-up and better timing QoR. We have started to deploy Design Compiler NXT technologies and anticipate it will enable a highly convergent design flow and help AMD bring difficult designs to market faster.”

New optimizations in Design Compiler NXT include power-driven mapping and structuring techniques, concurrent clock and data (CCD) optimization, and a new approach to distributed synthesis that does not sacrifice QoR. To deliver tight correlation and superior QoR at the most advanced process nodes, Design Compiler NXT shares a common library and advanced placement technologies with IC Compiler II, in addition to aligned RC, net topology, and density modeling.

“Our continued investment in the Design Compiler family of products has resulted once again in the delivery of breakthrough synthesis innovations,” said Shankar Krishnamoorthy, senior vice president of engineering, Design Group at Synopsys. “Our customers seamlessly deploy Design Compiler NXT in their production flows and quickly realize the benefits of the runtime, QoR, and convergence improvements it delivers.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 27, 2020
Could life evolve on ice worlds, ocean worlds, ocean worlds covered in ice, halo worlds that are tidally locked with their sun, and rogue worlds without a sun? If so, what sort of life might it be?...
May 26, 2020
I get pleasure from good quality things. Quality is a vague term, but, to me, it is some combination of good design for usability, functionality and aesthetics, along with reliability and durability. Some of these factors can be assessed very quickly; others take time. For ex...
May 26, 2020
#robotcombat #combatrobots #robotwars #WeWantSeason5 #WeGotSeason5 These are some of the most popular hashtags used by a growing number of global BattleBots enthusiasts. Teams from all backgrounds design, build and test robots of all sizes for one purpose in mind: Robot Comba...
May 22, 2020
[From the last episode: We looked at the complexities of cache in a multicore processor.] OK, time for a breather and for some review. We'€™ve taken quite the tour of computing, both in an IoT device (or even a laptop) and in the cloud. Here are some basic things we looked ...

Featured Video

DesignWare 112G Ethernet PHY IP Insertion Loss Capabilities

Sponsored by Synopsys

This video shows the performance results of the Synopsys 112G PHY receiver to varying amounts of channel insertion loss. The IP meets the standards requirements. With leading power, performance, and area, the IP is available in a range of FinFET processes for high-performance.

Click here for more information

Featured Paper

Paralleling Ideal Diodes

Sponsored by Maxim Integrated

In many circuits, the functionality of an ideal diode is required, but at much higher currents. A useful aspect of ideal diodes, such as Maxim's MAX40200, is that because they are implemented with MOSFETs and not diodes, they inherently share any load current. This application note investigates using multiple MAX40200 devices in parallel and their combined performance.

Click here to download the whitepaper