industry news
Subscribe Now

Latest Release of Synopsys’ Design Compiler NXT is Ready for Broad Availability

Early Adopters Realizing Up to 2X Faster Runtime, 10% Improved QoR, and Tight Correlation to IC Compiler II

MOUNTAIN VIEW, Calif., March 13, 2019 /PRNewswire/ —

Highlights:

  • Synopsys Design Compiler NXT incorporates innovative and efficient optimization engines delivering faster runtime and improved power and timing QoR
  • Advanced-node support, including common libraries and aligned RC extraction with IC Compiler II, delivers extremely tight correlation at 5nm and beyond
  • Early adopters cite plug-and-play deployment and significant productivity and QoR benefits

Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of Design Compiler® NXT, the latest innovation in the Design Compiler family of RTL synthesis products. Early adopters have deployed the new technologies in their design flows and are realizing faster runtimes and very tight correlation with Synopsys’ IC Compiler II place-and-route system, leading to shorter, more convergent design cycles. In addition, power and timing quality of results (QoR) improvements are enabling them to develop more competitive products for markets such as artificial intelligence (AI), 5G, and autonomous transportation.

“Increasing product complexity and performance targets are driving AMD’s need for predictable and efficient design flows that can enable high-performance designs. To help achieve these goals, we are collaborating with Synopsys on new technologies designed to accurately estimate RC and timing in synthesis and help improve prediction of place-and-route results,” said Rajit Seahra, senior fellow of physical design methodology at AMD. “With Synopsys Design Compiler NXT, we are beginning to see significant improvement in RC and timing correlation to IC Compiler II, in addition to runtime speed-up and better timing QoR. We have started to deploy Design Compiler NXT technologies and anticipate it will enable a highly convergent design flow and help AMD bring difficult designs to market faster.”

New optimizations in Design Compiler NXT include power-driven mapping and structuring techniques, concurrent clock and data (CCD) optimization, and a new approach to distributed synthesis that does not sacrifice QoR. To deliver tight correlation and superior QoR at the most advanced process nodes, Design Compiler NXT shares a common library and advanced placement technologies with IC Compiler II, in addition to aligned RC, net topology, and density modeling.

“Our continued investment in the Design Compiler family of products has resulted once again in the delivery of breakthrough synthesis innovations,” said Shankar Krishnamoorthy, senior vice president of engineering, Design Group at Synopsys. “Our customers seamlessly deploy Design Compiler NXT in their production flows and quickly realize the benefits of the runtime, QoR, and convergence improvements it delivers.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!
Apr 20, 2026
18,753 views