industry news
Subscribe Now

Kandou Unveils First Device in USB-C Multiprotocol Retimer Product Family for USB4

Only Commercially Available USB4 Retimer Solutions to Work Across All SoC Platforms

LAUSANNE, SWITZERLAND –– June 2, 2021 –– Kandou today unveiled the first product from the Matterhorn™ family of USB-C® multiprotocol retimer solutions with USB4™ support and the only commercially available USB4 retimer to work across all system-on-chip (SoC) platforms. 

Production silicon samples are available for KB8001, the first in the Matterhorn family of versatile retimers for host and device applications. It supports long reach with no compromise on signal integrity to give system designers more flexibility in system development and USB4 implementation. Improved user experiences include enhanced display graphics, faster data transfer between USB4-connected devices and improved battery life of mobile products. 

Kandou’s Matterhorn solutions follow the USB Implementers Forum (USB-IF) specification for USB4. Target consumer applications include desktop and mobile PCs, tablets and peripheral devices.

“Our experience building the world’s leading low-power SerDes designs gives us a unique perspective to deliver performance-leading USB4 retimer solutions,” remarks Dr. Amin Shokrollahi, Founder and CEO of Kandou. “We leveraged our experience and capabilities to provide a compelling USB4 retimer already being adopted and implemented with many of the major PC OEMs and ODMs.”

Introducing Matterhorn KB8001

The KB8001 product demonstrates the ability of Kandou’s low-power SerDes technology to extend the length of PCB traces while maintaining low latency. It can be located up to approximately 16 inches (or 40 centimeters) away from the main host SoC using low-cost PCB materials while maintaining signal integrity. The result is reduced overall system and development costs. 

KB8001 is available in a compact 81-pin 4x4mm footprint suitable for smaller form factor designs including ultra-slim notebooks. 

Matterhorn’s flexible architecture enables support for various source and sink orientation options. It also supports multiple protocols: USB4 Gen2 and Gen3 signaling at 20 and 40Gbps; USB 3.2 Gen 1 and Gen 2 Super Speed signaling at 5, 10 and 20 Gbps; DisplayPort 1.4a at 8.1, 5.4, 2.7 and 1.62 Gbps x1, x2, x4; Thunderbolt™ 2 and 3 at 20.625 and 10.3125 Gbps. 

With no external serial memory required for retimer parameters, integrated DC blocking capacitors, and integrated pull-up and pull-down resistors on the low-speed wires, the total cost of the bill of materials (BOM) is lower. Autonomous Rx Equalization (ARxE™) dynamically corrects for extreme channel characteristics providing a hardware- and software-independent solution that goes beyond the current USB-IF standards. On-chip diagnostics including Eye Scope functionality support easy debug during development and end-of-line testing for assured product quality.

KB8001 has been thoroughly tested to verify compliance with relevant standards and interoperability with leading hosts and devices utilizing USB4, Thunderbolt, USB3.2 and DisplayPort functionality. 

Availability and Pricing

Production samples of KB8001 are available now with volume production beginning in Q3 2021. Pricing is available on request.

Visit the Kandou website for additional information or requests for a demonstration. Email requests should be sent to sales@kandou.com

About Kandou

Kandou, an innovative leader in high-speed, energy-efficient chip-to-chip link solutions to improve the way the world connects and communicates, is revolutionizing wired connectivity with greater speed and efficiency. It enables a better-connected world by offering disruptive technology through licensing and standard products for smaller, more energy efficient and cost-effective electronic devices. Kandou has a strong IP portfolio that includes Chord™ signaling, adopted by the OIF and JEDEC standards organizations. Kandou offers fundamental advances in interconnect technology that lower power consumption and improve the performance of chip links, unlocking new capabilities for customer devices and systems. Kandou is a fabless semiconductor company founded in 2011 and headquartered in Lausanne, Switzerland, with offices in Europe, North America and Asia.

Leave a Reply

featured blogs
Jun 17, 2021
In today’s blog episode we would like to introduce our newest White Paper; “System and Component qualifications of VPX solutions, Create a novel, low-cost, easy to build, high reliability test platform for VPX modules“. Over the past year Samtec has worked w...
Jun 17, 2021
I have written before about standards in general (including one that is 2000 years old) in my post Why Do Layout Designers Say "Stream Out"? and the new cell-phone vocoder standard in... [[ Click on the title to access the full blog on the Cadence Community site. ]...
Jun 16, 2021
Learn how designers increase productivity with AI chip design tools and improve chip performance & energy efficiency to meet PPA targets on complex designs. The post Why Now Is the Time to Create an AI Strategy for Chip Design appeared first on From Silicon To Software....
Jun 14, 2021
By John Ferguson, Omar ElSewefy, Nermeen Hossam, Basma Serry We're all fascinated by light. Light… The post Shining a light on silicon photonics verification appeared first on Design with Calibre....

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

4 common questions when isolating signal and power

Sponsored by Texas Instruments

A high-voltage circuit design requires isolation to protect human operators, enable communication to lower-voltage circuitry and eliminate unwanted noise within the system. Many options are available when designing a power supply for digitally isolated circuits including; flyback, H-bridge LLC, push-pull, and integrated isolated data and power solutions. This article explores common questions when isolating signal and power in a design as well as a brief overview of available power solutions.

Click to read more

featured chalk talk

Accelerating Physical Verification Productivity Part Two

Sponsored by Synopsys

Physical verification of IC designs at today’s advanced process nodes requires an immense amount of processing power. But, getting your design and verification tools to take full advantage of the compute resources available can be a challenge. In this episode of Chalk Talk, Amelia Dalton chats with Manoz Palaparthi of Synopsys about dramatically improving the performance of your physical verification process. 

Click here for more information about Physical Verification using IC Validator