industry news
Subscribe Now

Innoscience launches 80mΩ RDS(on) 650V GaN HEMTs

Low RDS(on) parts in industry-standard packages are very cost-competitive
15 November 2022 – Innoscience Technology, the company founded to create a global energy ecosystem based on high-performance, low-cost gallium-nitride-on-silicon (GaN-on-Si) power solutions, today announced a new low RDS(on) 650V E-mode GaN HEMT devices. INN650D080BS power transistors have an on-resistance of 80mΩ (60mΩ typical) in a standard 8×8 DFN package, enabling higher power applications, for example in totem pole LLC architectures or fast battery-chargers.

Explains Yi Sun, Sr VP of product development at Innoscience: “We are now able to address high density, high efficiency power conversion applications. Like all our other 650V HEMTs, these new parts are qualified to JEDEC standards for chip and package, and they have also passed DHSOL (Dynamic High Temperature Operating Life) reliability testing according to JEP180 and accelerated life tests up to 1000V give lifetime calculations of 36 years (520V; 150°C; 0.01% failure rate).”

Thanks to Innoscience’s innovative strain enhancement layer, InnoGaN devices features low specific RDS(ON) as well as very low dynamic RDS(ON) and excellent reliability. The new 80mΩ RDS(on) parts also feature very good drain source voltage transient (VDS, transient) and pulsed (VDS, pulsed) characteristics – 800V and 750V respectively. Moreover, similarly to the other 650V products, the new 80mΩ RDS(on) devices feature a strong ESD protection circuit embedded in the die to ease mass production assembly of these device in package and easy handling. In this case, however, the ESD circuit has been modified to allow a larger negative gate voltage swing down to -6V.

The new low RDS(on) INN650D080BS power transistors, which are available in industry-standard 8×8 DFN packages, join previously-announced 140mΩ,190mΩ, 240mΩ, 350 mΩ, 500mΩ and 600 mΩ RDS(on) parts, creating a significant portfolio of available devices, which is continuously expanding towards lower RDS(on) values.

About Innoscience

Innoscience is an Integrated Device Manufacturer (IDM) founded in December 2015 with investment from CMBI, ARM, SK and other prestigious investors. With the development of new technologies, the electric power grid and power electronic systems across the world are undergoing a massive transformation. Our vision is to create an energy ecosystem with effective and low-cost Gallium-Nitride-on-Silicon (GaN-on-Si) power solutions. In November 2017, Innoscience first established a mass production 8-inch wafer line for GaN-on-Si devices in Zhuhai. In order to fulfill the rapidly growing power demands, Innoscience has inaugurated a new facility in the Suzhou in September 2020. As a cutting-edge GaN technology provider, Innoscience’s 1,400+ employees and over 300 R&D experts are dedicated to delivering high performance and high reliability GaN power devices that can be widely used in diverse applications including cloud computing, electric vehicles (EV) and automotive, portable devices, mobile phones, chargers and adapters. For more information, please visit

Leave a Reply

featured blogs
Nov 28, 2022
Join us for a CadenceTECHTALK (aka webinar) to learn how the upcoming release of Fidelity CFD software significantly extends the capabilities of our pre-processing and unstructured meshing solutions. We'll demonstrate: Better performance for large geometry models Improve...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Machine Learning at the Edge: Applications and Challenges

Sponsored by Mouser Electronics and Silicon Labs

Machine learning at the TinyEdge is the way of the future but how we incorporate machine learning into our designs can take a variety of different forms. In this episode of Chalk Talk, Amelia chats with Dan Kozin from Silicon Labs about how you can add machine learning to your next design. They investigate what machine learning workflows look like, what machine learning tools you can utilize and the key challenges you will encounter as a machine learning developer.

Click here for more information about Silicon Labs Series 2 Wireless SoCs