industry news
Subscribe Now

Infineon’s new HYPERRAM™ memory chip doubles bandwidth for low pin-count, high-performance solutions

Munich, Germany – 2 August, 2022 – Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) has added HYPERRAM™ 3.0 to its portfolio of high-bandwidth, low-pin count memory solutions. The device features a new,16-bit extended version of the HyperBus™ interface that doubles throughput to 800 MBps. With HYPERRAM 3.0, Infineon offers a portfolio of high-bandwidth memories with low pin-count and low-power. It is a perfect fit for applications requiring expansion RAM memory, including video buffering, factory automation, Artificial Intelligence of Things (AIoT) and automotive vehicle-to-everything (V2X), as well as applications requiring scratch-pad memory for intense mathematical calculations.

“With nearly three decades of memory solutions knowledge, we are excited to bring another industry-first to the market. The new HYPERRAM 3.0 memory solutions achieve a far higher throughput-per-pin than existing technologies in the market such as PSRAMs and SDR DRAMs,” said Ramesh Chettuvetty, Senior Director of Applications and Marketing at Infineon’s Automotive Division. “Our low-power features enable better power consumption, without sacrificing throughput, which also makes this memory ideal for industrial and IoT solutions.”

Infineon’s HYPERRAM is a stand-alone PSRAM-based volatile memory that offers a simple and cost-optimized way to add extension memory. The data rates are equivalent to SDR DRAM but with much lower pin-count and lower power requirements. The increased per-pin data throughput of the HyperBus interface makes it possible to use microcontrollers (MCUs) with fewer pins and PCBs with fewer layers. This provides opportunities for lower-complexity and thus cost-optimized designs to support target applications.

About HYPERRAM

Infineon introduced the first generation of HYPERRAM devices supporting the HyperBus interface in 2017. The second generation of HYPERRAM devices were introduced in 2021 and support both the Octal xSPI and HyperBus JEDEC-compliant interfaces with data rates of up to 400 MBps. The third generation of HYPERRAM devices support the new extended HyperBus interface enabling 800 MBps data rates. HYPERRAM devices are available in density range of 64 Mb to 512 Mb. They are AEC-Q100 qualified and support industrial and automotive temperature grades up to 125°C.

Availability

HYPERRAM 3.0 products can be ordered now in a BGA-49 package. More information is available at www.infineon.com/HYPERRAM.

Leave a Reply

featured blogs
Aug 18, 2022
It takes the proverbial village to build complex chips and systems these days. Imagination and Cadence are critical parts of the ecosystem that build many of the technologies that make our life as consumers more productive, comfortable, and safe. In my career, I had run into ...
Aug 17, 2022
Learn about digital twins and their impact on the automotive industry, including earlier development and testing for automotive SoCs, ADAS, ECUs, and more. The post Driving the Future of Innovation in Automotive with Digital Twins for Electronic Systems Development appeared ...
Jul 27, 2022
It's easy to envisage a not-so-distant future when sophisticated brain-computer interfaces become available for general-purpose infotainment use....

featured video

Synopsys Design Compiler® NXT: The Latest Evolution in the Design Compiler Family

Sponsored by Synopsys

Do you want faster runtime and better QoR? Watch this video to learn more about the latest innovation in the industry’s first, most trusted, and market-leading RTL synthesis solution: Synopsys Design Compiler® NXT

Learn More

featured chalk talk

"Scalable Power Delivery" for High-Performance ASICs, SoCs, and xPUs

Sponsored by Infineon

Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins Amelia Dalton to discuss the system design challenges with increasing power density for next generation chipsets, the benefits that phase paralleling brings to the table, and why Infineon’s best in class transient performance with XDP architecture and Trans Inductor Voltage Regulator can help power  your next high performance ASIC, SoC or xPU design.

Click here for more information about computing and data storage from Infineon