industry news
Subscribe Now

Infineon’s new HYPERRAM™ memory chip doubles bandwidth for low pin-count, high-performance solutions

Munich, Germany – 2 August, 2022 – Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) has added HYPERRAM™ 3.0 to its portfolio of high-bandwidth, low-pin count memory solutions. The device features a new,16-bit extended version of the HyperBus™ interface that doubles throughput to 800 MBps. With HYPERRAM 3.0, Infineon offers a portfolio of high-bandwidth memories with low pin-count and low-power. It is a perfect fit for applications requiring expansion RAM memory, including video buffering, factory automation, Artificial Intelligence of Things (AIoT) and automotive vehicle-to-everything (V2X), as well as applications requiring scratch-pad memory for intense mathematical calculations.

“With nearly three decades of memory solutions knowledge, we are excited to bring another industry-first to the market. The new HYPERRAM 3.0 memory solutions achieve a far higher throughput-per-pin than existing technologies in the market such as PSRAMs and SDR DRAMs,” said Ramesh Chettuvetty, Senior Director of Applications and Marketing at Infineon’s Automotive Division. “Our low-power features enable better power consumption, without sacrificing throughput, which also makes this memory ideal for industrial and IoT solutions.”

Infineon’s HYPERRAM is a stand-alone PSRAM-based volatile memory that offers a simple and cost-optimized way to add extension memory. The data rates are equivalent to SDR DRAM but with much lower pin-count and lower power requirements. The increased per-pin data throughput of the HyperBus interface makes it possible to use microcontrollers (MCUs) with fewer pins and PCBs with fewer layers. This provides opportunities for lower-complexity and thus cost-optimized designs to support target applications.

About HYPERRAM

Infineon introduced the first generation of HYPERRAM devices supporting the HyperBus interface in 2017. The second generation of HYPERRAM devices were introduced in 2021 and support both the Octal xSPI and HyperBus JEDEC-compliant interfaces with data rates of up to 400 MBps. The third generation of HYPERRAM devices support the new extended HyperBus interface enabling 800 MBps data rates. HYPERRAM devices are available in density range of 64 Mb to 512 Mb. They are AEC-Q100 qualified and support industrial and automotive temperature grades up to 125°C.

Availability

HYPERRAM 3.0 products can be ordered now in a BGA-49 package. More information is available at www.infineon.com/HYPERRAM.

Leave a Reply

featured blogs
Sep 21, 2023
Wireless communication in workplace wearables protects and boosts the occupational safety and productivity of industrial workers and front-line teams....
Sep 21, 2023
Labforge is a Waterloo, Ontario-based company that designs, builds, and manufactures smart cameras used in industrial automation and defense applications. By bringing artificial intelligence (AI) into their vision systems with Cadence , they can automate tasks that are diffic...
Sep 21, 2023
At Qualcomm AI Research, we are working on applications of generative modelling to embodied AI and robotics, in order to enable more capabilities in robotics....
Sep 21, 2023
Not knowing all the stuff I don't know didn't come easy. I've had to read a lot of books to get where I am....
Sep 21, 2023
See how we're accelerating the multi-die system chip design flow with partner Samsung Foundry, making it easier to meet PPA and time-to-market goals.The post Samsung Foundry and Synopsys Accelerate Multi-Die System Design appeared first on Chip Design....

Featured Video

Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities

Sponsored by Intel

With each generation, packing millions of transistors onto shrinking dies gets more challenging. But we are continuing to change the game with advanced, targeted FPGAs for your needs. In this video, you’ll discover how Intel®’s chiplet-based approach to FPGAs delivers the latest capabilities faster than ever. Find out how we deliver on the promise of Moore’s law and push the boundaries with future innovations such as pathfinding options for chip-to-chip optical communication, exploring new ways to deliver better AI, and adopting UCIe standards in our next-generation FPGAs.

To learn more about chiplet architecture in Intel FPGA devices visit https://intel.ly/45B65Ij

featured paper

An Automated Method for Adding Resiliency to Mission-Critical SoC Designs

Sponsored by Synopsys

Adding safety measures to SoC designs in the form of radiation-hardened elements or redundancy is essential in making mission-critical applications in the A&D, cloud, automotive, robotics, medical, and IoT industries more resilient against random hardware failures that occur. This paper discusses the automated process of implementing the safety mechanisms/measures (SM) in the design to make them more resilient and analyze their effectiveness from design inception to the final product.

Click here to read more

featured chalk talk

Power Multiplexing with Discrete Components
Sponsored by Mouser Electronics and Toshiba
Power multiplexing is a vital design requirement for a variety of different applications today. In this episode of Chalk Talk, Amelia Dalton chats with Talayeh Saderi from Toshiba about what kind of power multiplex solution would be the best fit for your next design. They discuss five unique design considerations that we should think about when it comes to power multiplexing and the benefits that high side gate drivers bring to power multiplexing.
Sep 22, 2022
41,433 views