industry news
Subscribe Now

Industry’s First PCI Express Gen 5 Clocks and Buffers Lead in Performance and Power

Si5332 Any-Frequency Clock, Si522xx PCIe Clock Family and Si532xx PCIe Buffer Family Are First to Deliver PCIe Gen 5-Compliant Solutions

AUSTIN, Texas – April 16, 2019 – Silicon Labs (NASDAQ: SLAB) has introduced a comprehensive portfolio of timing solutions that provide best-in-class jitter performance to meet the latest generation PCI Express® (PCIe®) 5.0 specification with significant design margin. The Si5332 any-frequency clock family generates PCIe Gen 5 reference clocks with jitter performance of 140 fs RMS, optimizing PCIe SerDes performance while meeting the Gen 5 specification with margin. The Si5332 clocks generate any combination of PCIe and general-purpose frequencies, enabling clock tree consolidation across a broad range of applications.

Silicon Labs also offers the Si522xx PCIe clock generators and Si532xx PCIe buffer families, which are capable of providing two, four, eight, or twelve PCIe Gen 1/2/3/4/5-compliant outputs, making them an ideal fit for clocking a wide variety of PCIe endpoints in data center applications.

Increasingly, data center hardware designs including network interface cards (NICs), PCIe bus expanders and high-performance computing (HPC) accelerators are using low-power 1.5 V or 1.8 V supplies to minimize overall power consumption. Powered from 1.5 – 1.8 V supply rails, the Si522xx and Si532xx devices are the industry’s lowest power PCIe clocks and buffers. The Si522xx and Si532xx output drivers leverage Silicon Labs’ proven push-pull high-speed current steering logic (HCSL) technology, which eliminates the need for external termination resistors required by conventional PCIe clocks using constant-current output driver technology.

Silicon Labs’ new clock products are fully compliant with PCIe Gen 5 Common Clock, Separate Reference No Spread (SRNS) and Separate Reference Independent Spread (SRIS) architectures. Despite PCIe Gen 5 having more stringent jitter requirements, Silicon Labs’ new products do not require discrete power supply filtering components, simplifying PCB layout while ensuring board-level noise does not degrade clock jitter performance. Board designers can seamlessly migrate existing PCIe Gen 1/2/3/4 designs with drop-in compatible Si5332, Si522xx and Si532xx clocks to easily upgrade existing designs to take advantage of faster PCIe serial interfaces.

“Silicon Labs is committed to providing best-in-class timing solutions to ease the migration to higher-speed PCI Express,” said James Wilson, General Manager of timing products at Silicon Labs. “Data center designers want to take advantage of PCIe Gen 5 to increase interconnect speeds between the CPU and workload accelerators, including GPUs, FPGAs and dedicated accelerator solutions. Increasing the bandwidth among networking, storage and AI resources will help enable the industry transition to 400G Ethernet.”

The Silicon Labs PCI Express clock jitter tool has been updated to include the filters necessary to accurately measure PCIe Gen 5 reference clock jitter. This software greatly simplifies PCIe clock jitter measurement, ensuring the proper filters are applied as specified by the PCI-SIG Gen 1/2/3/4/5 common clock, SRNS and SRIS specifications while providing the results in an easy-to-read format. This user-friendly utility is available at no charge at silabs.com/pcie-learningcenter.

Pricing and Availability

Samples and production quantities of the Si5332 any-frequency clock, Si522xx PCIe clocks and Si532xx PCIe buffers are available now. Samples ship in two weeks and production quantities are available in four weeks. The following pricing is for 10,000-unit quantities in USD:

  • Si5332 pricing ranges from $4.25 for the 6-output device to $4.90 for the 12-output device
  • Si522xx pricing ranges from $1.27 for the 2-output device to $2.76 for the 12-output device
  • Si532xx pricing ranges from $1.40 for the 4-output device to $2.10 for the 12-output device

The following development kits are available to provide quick, simple product evaluations:

  • Si5332 any-frequency clocks:  Si5332-6EX-EVB, priced at $149 (USD MSRP)
  • Si522xx PCIe clocks: Si52204-EVB, priced at $140 (USD MSRP)
  • Si532xx PCIe buffers: Si53208-EVB, priced at $175 (USD MSRP)

For more information about new Silicon Labs PCIe clock and buffer products or to order samples and development kits, visit silabs.com/pcie-learningcenter.

Silicon Labs

Silicon Labs (NASDAQ: SLAB) is a leading provider of silicon, software and solutions for a smarter, more connected world. Our award-winning technologies are shaping the future of the Internet of Things, Internet infrastructure, industrial automation, consumer and automotive markets. Our world-class engineering team creates products focused on performance, energy savings, connectivity and simplicity. silabs.com

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

How Capacitive Absolute Encoders Enable Precise Motion Control
Encoders are a great way to provide motion feedback and capture vital rotary motion information. In this episode of Chalk Talk, Amelia Dalton and Jeff Smoot from CUI Devices investigate the benefits and drawbacks of different encoder solutions. They also explore the unique system advantages of absolute encoders and how you can get started using a CUI Devices absolute encoder in your next design.
Apr 1, 2024
3,406 views