industry news
Subscribe Now

Imperas Models for Arm Processors now available in TESSY by Razorcat

Imperas simulation technology and reference models now available within the TESSY environment for the automation of embedded software testing and regression management

Oxford, United Kingdom, October 18th, 2021 – Imperas Software Ltd., the leader in virtual platforms and high-performance software simulation, today announced Razorcat Developments, a leading provider of software testing tools for the embedded systems market, has integrated the Imperas fast processor reference models into the popular TESSY environment for embedded software testing. Embedded software development requires rigorous testing not just during the initial development phase but over the complete product lifecycle. Continuous Integration and Continuous Deployment (CI/CD) flows are part of the established best practices for software testing, and automation is required to ensure consistency across regression testing and hardware variants. The flexibility of the Imperas reference models and virtual platforms allows developers to cover all of the hardware required configurations and variants as a virtual test farm.

Razorcat Development GmbH is focused on the development of software testing tools for safety critical embedded applications with high quality requirements as required by the standards for functional safety (IEC 61508, IEC 62304, ISO 26262 and EN 50128). Application areas include Automotive, Industrial Controls, Medical, Military and Aeronautical. Embedded software testing is an integral part of a product development and lifecycle management. From initial delivery through to maintenance updates and migration to new hardware configuration, today’s software testing platforms need to cover the range of current and future devices, configuration options and software revisions. This multidimensional matrix of configurations highlights the flexibility and efficiency that virtual platform technology offers over traditional development boards.

“Palfinger is the global leader for innovative crane and lifting solutions,” said Hermann Haslauer, Head of Embedded Software Support Engineering at Palfinger Europe GmbH. “As our embedded development teams develop and implement our roadmap for digitalization and artificial intelligence, the need for software quality testing has never been greater. The TESSY tool together with the Imperas virtual platform simulators and OVP models of Arm processors, are a quality combination that we use as a foundation of our software test and maintenance process.”

“Over the past 20 years TESSY has become the established reference platform for automatic regression testing and software maintenance,” said Michael Wittner, Managing Director of Razorcat Development GmbH. “In supporting the Imperas reference models and virtual platforms, our customers benefit from the quality reference models and flexibility to cover the configurations supported in deployed devices and plan for the next generation of hardware enhancements.”

“Embedded software quality is a direct reflection of the test methodology and reference model,” said Simon Davidmann, CEO at Imperas Software Ltd. “Simulation based testing offers unique flexibility to cover all the available hardware configurations and options for CI/CD, the Imperas reference models provides the quality necessary for highest levels of automated testing in the Razorcat TESSY environment.”

About Imperas
Imperas is revolutionizing the development of embedded software and systems and is the leading independent provider of processor models and virtual prototype solutions. Imperas, along with Open Virtual Platforms (OVP), promotes open source model availability for a spectrum of processors, IP vendors, CPU architectures, system IP and reference platform models of processors and systems ranging from simple single core bare metal platforms to full heterogeneous multi-core systems booting SMP Linux. All models are available from Imperas at www.imperas.com and the Open Virtual Platforms (OVP) website.

For more information about Imperas, please see www.imperas.com. Follow Imperas on LinkedIntwitter @ImperasSoftware and YouTube.

Leave a Reply

featured blogs
Dec 8, 2021
It's almost time for the event that Design and Verification engineers have been waiting for - DVCon India. Now in the 6th year, the Design and Verification Conference, or DVCon, is one of the... [[ Click on the title to access the full blog on the Cadence Community site...
Dec 7, 2021
We explain the fundamentals of photonics, challenges in photonics research & design, and photonics applications including communications & photonic computing. The post Harnessing the Power of Light: Photonics in IC Design appeared first on From Silicon To Software....
Dec 6, 2021
The scary thing is that this reminds me of the scurrilous ways in which I've been treated by members of the programming and IT communities over the years....
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Synopsys & Samtec Demo PCIe 6.0 IP, Connector & Cable Systems for AI Hardware Designs

Sponsored by Synopsys

This demo features Synopsys’ DesignWare PHY IP for PCIe 6.0, performing at maximum channel loss, with Samtec's connectors in a configurable, GPU-based AI/ML system.

Click here for more information about DesignWare IP for PCI Express (PCIe) 6.0

featured paper

Enhancing PSAP Audio Performance and Power Efficiency in Hearables with Anti-Noise

Sponsored by Analog Devices

Personal sound amplification products (PSAP) enhance user’s listening experiences with hearables in challenging environments. Long delay in the audio system creates distortion known as comb effect in PSAP. This paper investigates the root cause of the comb effect and explains how Maxim’s PSAP based on anti-noise solution yields a superior system performance than conventional PSAP solutions.

Click to read more

featured chalk talk

Seamless Ethernet to the Edge with 10BASE-T1L Technology

Sponsored by Mouser Electronics and Analog Devices

In order to keep up with the breakneck speed of today’s innovation in Industry 4.0, we need an efficient way to connect a wide variety of edge nodes to the cloud without breaks in our communication networks, and with shorter latency, lower power, and longer reach. In this episode of Chalk Talk, Amelia Dalton chats with Fiona Treacy from Analog Devices about the benefits of seamless ethernet and how seamless ethernet’s twisted single pair design, long reach and power and data over one cable can solve your industrial connectivity woes.

Click here for more information about Analog Devices Inc. ADIN1100 10BASE-T1L Ethernet PHY