industry news
Subscribe Now

Imec coordinates EU Chips Design Platform

Consortium to facilitate access to design infrastructure, training, and capital for European fabless semiconductor startups, small and medium enterprises and research organizations

LEUVEN (Belgium), 29 April, 2025 — A consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform. Funded by Chips JU, the platform will facilitate access to advanced semiconductor design infrastructure, training, and capital for fabless semiconductor startups, small and medium enterprises and research organizations. By providing the necessary resources, the initiative aims to democratize and foster semiconductor innovation across Europe, specifically for chip design.

The semiconductor industry is the backbone of modern technology, powering everything from smartphones to advanced medical devices. With the EU Chips Act, Europe is dedicated to increasing its global semiconductor market share. Next to the launch of European pilot lines that aim to develop key technologies for semiconductor innovation, the EU Chips Act has proposed the EU Chips Design Platform as a vehicle to support the growth of fabless chip companies in Europe. 

The EU Chips Design Platform will enable fabless companies to access the resources they need quickly and efficiently via a cloud-based virtual environment, offering chip design resources, training, and capital. Coordinated by imec, twelve key European research players in the semiconductor ecosystem have joined forces in a consortium to create this design platform. 

The platform aims to onboard the first startups and small and medium enterprises by early 2026, providing them with low-barrier access to European design capabilities, including route-to-chip fabrication, packaging, and testing. It will offer customized support to access commercial electronic design automation (EDA) tools, intellectual property (IP) libraries, EU Chips Act pilot line technologies, and access to design IP repositories, including open-source options. Additionally, the platform will feature a startup support program with incubation, acceleration, and mentoring activities next to financial assistance to help early-stage companies turn their innovative ideas into reality.

“The EU Chips Design Platform will provide crucial resources for startups and SMEs to accelerate their design journey and bring their business ideas to market faster. By reducing the barriers to access of design expertise, including EDA tools and IP, and drastically lowering chip design and fabrication costs and time-to-market, we will spark the growth of the European chip design industry,” stated Romano Hoofman, imec project coordinator. 

The Platform Coordination Team of the EU Chips Design Platform consists of imec (Belgium), the French Alternative Energies and Atomic Energy Commission (CEA, France), Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e. V. (Germany), Leibniz Institute for High Performance Microelectronics (IHP, Germany), Silicon Austria Labs (Austria), Fondaziona Chips-IT (Italy), Spanish National Research Council (CSIC, Spain), International Iberian Nanotechnology Laboratory (Portugal), Eindhoven University of Technology (The Netherlands), Tampere University (Finland), CVUT (Czech Republic) and AGH University of Krakow (Poland). The grant agreement with the Chips JU, through the European Union’s Digital Europe program, is ongoing and will be signed later this year. The project will run from 2025 until the end of 2028. 

Follow the European Chips Design Platform LinkedIn page for more updates.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Analog Output, Isolated Current, & Voltage Sensing Using Isolation Amplifiers
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Simon Goodwin from Vishay and Amelia Dalton chat about analog output, and isolated current and voltage sensing using isolation amplifiers. Simon and Amelia also explore the fundamental principles of current and voltage sensing and the variety of voltage and current sensing solutions offered by Vishay that can get your next design up and running in no time.
Apr 27, 2026
13,496 views