industry news
Subscribe Now

Festo Lowers Wafer Oxidation Risk with New N2 Purge System

The unit’s piezo-based technology limits the size of abrasion-causing particles to about 0.1 μm.

SLANDIA, NY, July 14, 2020 — The new Festo N2 purge system for silicon wafer manufacture significantly reduces the risk of oxidation caused by particle contamination. This Festo system is ideal for Front Opening Unified Pod (FOUP) applications by maintaining a consistent, low-particle nitrogen supply. It is the latest Festo innovation for automation in the semiconductor industry.

The unit’s peak particle size per switching cycle approximates 0.1 μm, which is about five times smaller than most N2 purge systems. Closed-loop control ensures an accurate, stable, and linear flow rate – without hysteresis. Repetition accuracy is rated at +/-0.25% of setpoint.

Low-friction piezo technology prolongs service life and minimizes maintenance. A power requirement of less than one watt reduces energy consumption by about 80% compared to proportional flow regulators. For reduced risk of leakage, this compact purge system has only two pneumatic connections. No assembly, testing, or additional stainless-steel tubing and fittings are required.

For more information on the new N2 purge system and other semiconductor and flat panel solutions, email ela.nam@festo.com and visit www.festo.us for the full range of product and service offerings. The Festo general information number is 800-993-3786.

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Dependable Power Distribution: Supporting Fail Operational and Highly Available Systems
Sponsored by Infineon
Megatrends in automotive designs have heavily influenced the requirements needed for vehicle architectures and power distribution systems. In this episode of Chalk Talk, Amelia Dalton and Robert Pizuti from Infineon investigate the trends and new use cases required for dependable power systems and how Infineon is advancing innovation in automotive designs with their EiceDRIVER and PROFET devices.
Dec 7, 2023
16,960 views