industry news
Subscribe Now

Fast track to an ISO 26262 ADAS chip with Functional Safety already built in

Sondrel launches the second of its reference platforms for faster ASIC design

Reading, UK 8 April 2021. Sondrel has announced the second in its family of reference designs for ASICs that provide a framework to support a customer’s own IP, which results in a faster time to market and lower risk. The SFA250A is aimed at Functional Safety (FuSa) applications such as Advanced Driver Assistance Systems (ADAS) and contains an independent FuSa monitor compliant to ISO 26262 ASIL D – ASIC Safety Subsystem (ASS). Individual subsystems are responsible for the detection and, where applicable, the correction of errors. The SFA 250A has been designed to be easy to adapt to suit the support needs of the customer’s IP as it is scalable, both in terms of function and performance, as well as modular as multiple versions can be combined to form larger solutions. The datasheet can be downloaded at https://www.sondrel.com/sfa-250A-datasheet.

“So often a customer has created innovative IP but has no idea how to implement this is in a chip which is a high-risk scenario,” explained Graham Curren, Sondrel’s CEO. “We are a very safe pair of hands as we have done this hundreds of times over the years for customers. We have drawn on this experience to create the Architecting the future™ family of IP platforms that are each targeted at specific application areas. Each platform has been designed so that the customer’s IP can easily be integrated into it giving up to 30% reduction in costs, risk and time to market.”

Ben Fletcher, Sondrel’s Director of Engineering, added, “Reducing risk is massively important for any complex chip design. Sondrel is constantly refining and improving processes to keep increasing the reliability and predictability of the work that we do, and avoid costly delays to customer schedules. Our detailed design practices help us to more easily deliver demanding projects that require the added dimension of functional safety.”

Sondrel looks at functional safety as being based on three pillars – Architecture, Process and Culture. While strong Process – understanding and reducing risk, keeping detailed records and audit trails, and using state-of-the-art tools in areas such as requirements tracking – is key, it is Culture that is the most important pillar. Everyone working in a functional safety environment must make sure that safety is at the top of their priority list. This philosophy has enabled Sondrel to work on FuSa designs for many companies including automotive designs to the ISO 26262 standard. For customers to have their chip comply with this standard, they have to submit an evidence bundle which is much easier to assemble when it is based on Sondrel’s SFA250A as that uses IP which is already verified to the ISO 26262 standard.

To further reduce risk and time to market, Sondrel offers a full turnkey service that turns designs into fully tested, shipping silicon.

About Sondrel™
Founded in 2002, Sondrel is the trusted partner of choice for handling every stage of an IC’s creation. Its award-winning define and design ASIC consulting capability is fully complemented by its turnkey services to transform designs into tested, volume-packaged silicon chips. This single point of contact for the entire supply chain process ensures low risk and faster times to market. Headquartered in the UK, Sondrel supports customers around the world via its offices in China, India, France, Morocco and North America. For more information, visit www.sondrel.com
 

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Switch to Simple with Klippon Relay
In this episode of Chalk Talk, Amelia Dalton and Lars Hohmeier from Weidmüller explore the what, where, and how of Weidmüller's extensive portfolio of Klippon relays. They investigate the pros and cons of mechanical relays, the benefits that the Klippon universal range of relays brings to the table, and how Weidmüller's digital selection guide can help you choose the best relay solution for your next design.
Sep 26, 2023
25,888 views