industry news
Subscribe Now

eSilicon announces 7nm FinFET ASIC design win

High-speed networking ASIC based on complete TSMC 7nm IP platform

SAN JOSE, Calif. — January 9, 2018 — eSilicon, an independent provider of FinFET-class ASIC design, custom IP and advanced 2.5D packaging solutions, today announced its first 7nm design win at a major OEM. The design win follows eSilicon’s development of a complete IP platform on TSMC 7nm process technology for high-bandwidth networking, high-performance computing and AI applications. The 7nm IP platform includes a 56G long-reach SerDes, TCAM, HBM2 PHY, high-speed fast cache, single-port and dual-port SRAMs and many high-speed, high-density multi-port memory architectures.

The design win was enabled by the power and performance profile of TSMC’s 7nm process technology. As compared to TSMC’s 16FF+ technology, 7nm provides a 35% speed gain at the same power or 60% power reduction at the same speed. These factors helped to address the demanding requirements of this advanced data center chip.

“Advanced data center chips consistently push the envelope for higher performance at lower power,” said Jack Harding, president and CEO of eSilicon Corporation. “TSMC’s 7nm technology provided the right balance of power reduction and performance improvement to address these demands.”

About eSilicon
eSilicon is an independent provider of complex FinFET-class ASIC design, custom IP and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete, silicon-proven 2.5D/HBM2 and TCAM platforms for FinFET technology at 14/16nm. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets. www.esilicon.com

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Exploring the Potential of 5G in Both Public and Private Networks – Advantech and Mouser
Sponsored by Mouser Electronics and Advantech
In this episode of Chalk Talk, Amelia Dalton and Andrew Chen from Advantech investigate how we can revolutionize connectivity with 5G in public and private networks. They explore the role that 5G plays in autonomous vehicles, smart traffic systems, and public safety infrastructure and the solutions that Advantech offers in this arena.
Apr 1, 2024
2,501 views