industry news
Subscribe Now

ESD Alliance’s Paul Cohen Presents “Connecting Design, Manufacturing and Assembly in the Moore’s Law 2.0 Era” at DATE 2020

Presentation Will Address Need for New Solutions to Increase System-Level Functionality, Higher Performance, Lower Power, Cost

MILPITAS, Calif., March 03, 2020 (GLOBE NEWSWIRE) —

WHO: Paul Cohen, senior manager of the Electronic System Design Alliance and SEMI

WHAT: Will present “Connecting Design, Manufacturing and Assembly in the Moore’s Law 2.0 Era” during Design, Automation, Test in Europe Conference (DATE 2020) as part of the “Solutions for EDA Design Environments” program in Exhibition Theatre.

WHEN: Wednesday, March 11, at 11:45 a.m. DATE will be held March 9-13.

WHERE: ALPEXPO in Grenoble, France.

Cohen’s presentation will address the need for new electronic system design solutions to deliver increasing system-level functionality and performance along with lower power and cost, all requiring increased communication among system design, manufacture and assembly.

About the Electronic System Design Alliance
The Electronic System Design (ESD) Alliance, a SEMI Strategic Association Partner representing members in the electronic system and semiconductor design ecosystem, is a community that addresses technical, marketing, economic and legislative issues affecting the entire industry. It acts as the central voice to communicate and promote the value of the semiconductor design ecosystem as a vital component of the global electronics industry.

Follow the ESD Alliance
www.esd-alliance.org
ESD Alliance Bridging the Frontier blog
Twitter: @ESDAlliance
LinkedIn
Facebook

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
11,374 views