industry news
Subscribe Now

Efabless Announces AI Generated Open-Source Silicon Design Challenge

  • Participants will utilize generative AI to design a silicon chip and earn a chance to win fabrication, packaged parts and evaluation boards at no cost
  • Deadline to enter is midnight on June 2, 2023

PALO ALTO, Calif., May 19, 2023 (GLOBE NEWSWIRE) — Efabless Corporation today announced its AI Generated Open-Source Silicon Design Challenge which provides a hands-on opportunity to experience how simple it can be to use AI to create and tapeout chip designs in days or even hours. The mission of the design challenge is two-fold. First, it will demonstrate the potential of Generative AI to accelerate chip innovation by simplifying design and doing it faster and for less cost. Second, it will seed a cohort of interested parties who will learn from their respective experiences, amplified by the transparency that open source designs provide to successes and lessons learned.

Generative AI offers the potential to revolutionize chip design by automating many of the time-consuming tasks involved in the process. In this challenge, participants will use Generative AI (e.g., chatGPT, Bard or similar) to generate Verilog from natural language prompts. The designs will then be implemented using the Efabless chipIgnite platform, which includes an SoC template (Caravel) providing rapid chip-level integration, and an open-source RTL-to-GDS digital design flow (OpenLane).

We are intending to manufacture at least three winning designs. The winning designers will receive packaged parts of their designs and evaluation boards – a value of $9,750. Winners will be chosen by a panel of industry-respected judges according to criteria listed on the challenge landing page. The first 25 participants with qualifying designs will receive an evaluation board and one of the winning AI generated chips upon completion of the fabrication.

“We are excited to launch this challenge and to see the designs the community comes up with,” said Mike Wishart, CEO of Efabless. “Generative AI has the potential to transform chip design and open source makes the learnings available to all. We believe that the challenge is an exciting and important first step for both Efabless and for our community.”

The deadline to submit entries is June 2, 2023. For more information and to enter the challenge, please visit https://efabless.com/ai-generated-design-contest.

About Efabless

Efabless offers a platform applying open source and community models to enable a global community of chip experts and non-experts to collaboratively design, share, prototype and commercialize special purpose chips. Nearly 1000 designs and 450 tapeouts have been executed on Efabless over the past two years. The company’s customers include startups, universities, and research institutions around the world.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Achieving Reliable Wireless IoT
Wireless connectivity is one of the most important aspects of any IoT design. In this episode of Chalk Talk, Amelia Dalton and Brandon Oakes from CEL discuss the best practices for achieving reliable wireless connectivity for IoT. They examine the challenges of IoT wireless connectivity, the factors engineers should keep in mind when choosing a wireless solution, and how you can utilize CEL wireless connectivity technologies in your next design.
Nov 28, 2023
20,021 views