industry news
Subscribe Now

Efabless Announces AI Generated Open-Source Silicon Design Challenge

  • Participants will utilize generative AI to design a silicon chip and earn a chance to win fabrication, packaged parts and evaluation boards at no cost
  • Deadline to enter is midnight on June 2, 2023

PALO ALTO, Calif., May 19, 2023 (GLOBE NEWSWIRE) — Efabless Corporation today announced its AI Generated Open-Source Silicon Design Challenge which provides a hands-on opportunity to experience how simple it can be to use AI to create and tapeout chip designs in days or even hours. The mission of the design challenge is two-fold. First, it will demonstrate the potential of Generative AI to accelerate chip innovation by simplifying design and doing it faster and for less cost. Second, it will seed a cohort of interested parties who will learn from their respective experiences, amplified by the transparency that open source designs provide to successes and lessons learned.

Generative AI offers the potential to revolutionize chip design by automating many of the time-consuming tasks involved in the process. In this challenge, participants will use Generative AI (e.g., chatGPT, Bard or similar) to generate Verilog from natural language prompts. The designs will then be implemented using the Efabless chipIgnite platform, which includes an SoC template (Caravel) providing rapid chip-level integration, and an open-source RTL-to-GDS digital design flow (OpenLane).

We are intending to manufacture at least three winning designs. The winning designers will receive packaged parts of their designs and evaluation boards – a value of $9,750. Winners will be chosen by a panel of industry-respected judges according to criteria listed on the challenge landing page. The first 25 participants with qualifying designs will receive an evaluation board and one of the winning AI generated chips upon completion of the fabrication.

“We are excited to launch this challenge and to see the designs the community comes up with,” said Mike Wishart, CEO of Efabless. “Generative AI has the potential to transform chip design and open source makes the learnings available to all. We believe that the challenge is an exciting and important first step for both Efabless and for our community.”

The deadline to submit entries is June 2, 2023. For more information and to enter the challenge, please visit

About Efabless

Efabless offers a platform applying open source and community models to enable a global community of chip experts and non-experts to collaboratively design, share, prototype and commercialize special purpose chips. Nearly 1000 designs and 450 tapeouts have been executed on Efabless over the past two years. The company’s customers include startups, universities, and research institutions around the world.

Leave a Reply

featured blogs
Jun 8, 2023
Learn how our EDA tools accelerate 5G SoC design for customer Viettel, who designs chips for 5G base stations and drives 5G rollout across Vietnam. The post Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer appeared first on New H...
Jun 8, 2023
Radial compressors, also known as radial fans or blowers, are primarily used for compression purposes. Radial blades attached to a rotating impeller draw air into the unit's center. They are well-suited for high-pressure applications, where their efficient design can sav...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....

featured video

Efficient Top-Level Interconnect Planning and Implementation with Synopsys IC Compiler II

Sponsored by Synopsys

This video shows how IC Compiler II and Fusion Compiler enable intelligent planning and implementation of complex interconnects through innovative Topological Interconnect Planning technology - accelerating schedules and achieving highest QoR.

Learn More

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

PIC32CX-BZ2 and WBZ451 Multi-Protocol Wireless MCU Family
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Shishir Malav from Microchip explore the benefits of the PIC32CX-BZ2 and WBZ45 Multi-protocol Wireless MCU Family and how it can make IoT design easier than ever before. They investigate the components included in this multi-protocol wireless MCU family, the details of the software architecture included in this solution, and how you can utilize these MCUs in your next design.
May 4, 2023