industry news
Subscribe Now

EEMBC Seeks Participants for Machine Learning Working Group

Group Members to Develop Benchmarks for Measuring Performance and Power Consumption of Processor Cores Running Learning Inference Models

EL DORADO HILLS, Calif. — May 23, 2018 — EEMBC, an industry consortium that develops benchmarks for embedded software and hardware, today announced that the organization is seeking participants for a new Machine Learning working group. Group members will collaborate to develop EEMBC’s Machine Learning Benchmark Suite, which will identify the performance potential and power efficiency of processor cores used for accelerating machine learning jobs on clients such as virtual assistants, smartphones, and IoT devices.

“Until now, benchmarks have focused on training processes in the cloud, neglecting performance and power consumption measurements for cores running learning inference models on IoT edge devices, such as those used by Amazon Alexa, Apple’s Siri, and Google Cortana,” said Peter Torelli, EEMBC president and CTO. “Participants in our Machine Learning working group will not only help usher in this new and much-needed area of measurement, but also ensure meaningful and fair representation for their companies’ products.”

Chaired by Intel’s Ramesh Jaladi, the Machine Learning working group is currently defining the first proofs of concept. Participants include Analog Devices, ARM, AuZone, Flex, Green Hills Software, Intel, Nvidia, NXP Semiconductors, Samsung, STMicroelectronics, Synopsys, and Texas Instruments.

For more information on the working group, please email EEMBC.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
28,659 views