industry news
Subscribe Now

DVCon U.S. 2022 Announces Call for Panel, Short Workshop and Tutorial Proposals

Deadline for submissions is September 14

GAINESVILLE, Fla., July 28, 2021 (GLOBE NEWSWIRE) — The 2022 Design and Verification Conference and Exhibition United States (DVCon U.S.), sponsored by Accellera Systems Initiative, announces its call for panel, short workshop, and tutorial proposals. DVCon U.S. 2022 will be held February 28 -March 3, 2022, at the Doubletree Hotel in San Jose, California.

DVCon U.S. will host two panel discussions. The one-hour panels should be lively, can be controversial, and should provoke engaging discussion on a topic of interest to the community.

Suggested topics include: Experiences using design and/or verification IP for SoC development; Experiences applying machine-learning techniques; Efficient adoption of Cloud resources; Efficient deployment of compute, networking, and storage resources; Experiences adopting functional-safety related standards such as ISO26262, DO-254, etc.; Design and verification sign-off and closure; Dealing with the technical and logistical challenges of multi-site projects; Developing, adopting and proliferating new standards; Experiences deploying a verification methodology library, especially the deployment of UVM; Designing and/or verifying complex ASICs and FPGAs using multiple HDLs and/or HVLs in a design cycle; Recovering from Covid-19 pandemic and lessons learned to cope with future disruptions

More information and guidelines can be found here.

Sponsored Short Workshops
Short workshops are sponsored 90-minute sessions. DVCon offers short workshops to provide more opportunities for participation from companies and exhibitors, especially smaller organizations, at an affordable level.

Sponsored Tutorials
The three-hour DVCon U.S. tutorials are available to all attendees and are included in full conference registration. The Committee is seeking sponsored tutorial topics that are current, have a high-level of interest and offer strong continuing educational content.

Suggested Topics
Suggested topics for both workshops and tutorials include: Application-specific design verification challenges, techniques; Assertion-based Verification. SystemVerilog Assertions, PSL, etc.; Coverage-driven Verification; Debug for design and verification; Embedded software verification; Emulation; Formal Methodology and Static Analysis; FPGA Prototyping; Functional Safety and Security; Hardware/Software Co-development; High-level Synthesis; Low-power Design and Verification techniques; Machine Learning applications for verification and design; Mixed-signal modeling and verification; Moving from proprietary solutions to standards-based design and verification; Open source hardware/software/architecture.; Portable Stimulus; Post SI Debug; Secure/Encrypted IP-based SoC design methods; SoC and Software-driven Verification; SystemC /C/C++ Design and/or Verification of systems; SystemVerilog for Verification and/or Design; Transaction Level Modeling (TLM), ESL Design, and IP integration (IP-XACT); Verification Productivity Methods;

Proposals should be an abstract of the workshop or tutorial, two to five paragraphs and no more than 1,000 words.

Additional Information and Pricing
For more information on workshops, including pricing, visit here.
For more information on tutorials,, including pricing, visit here.

Submission Deadline for Panel, Workshop and Tutorial Proposals
The deadline to submit panel, workshop and tutorial proposals is September 14, 2021.

About DVCon
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit For more information about DVCon U.S., please visit here. Follow DVCon on FacebookLinkedIn or @dvcon_us on Twitter or to comment, please use #dvcon_us.

Leave a Reply

featured blogs
Sep 21, 2023
Wireless communication in workplace wearables protects and boosts the occupational safety and productivity of industrial workers and front-line teams....
Sep 26, 2023
5G coverage from space has the potential to make connectivity to the Internet truly ubiquitous for a broad range of use cases....
Sep 26, 2023
Explore the LPDDR5X specification and learn how to leverage speed and efficiency improvements over LPDDR5 for ADAS, smartphones, AI accelerators, and beyond.The post How LPDDR5X Delivers the Speed Your Designs Need appeared first on Chip Design....
Sep 26, 2023
The eighth edition of the Women in CFD series features Mary Alarcon Herrera , a product engineer for the Cadence Computational Fluid Dynamics (CFD) team. Mary's unwavering passion and dedication toward a career in CFD has been instrumental in her success and has led her ...
Sep 21, 2023
Not knowing all the stuff I don't know didn't come easy. I've had to read a lot of books to get where I am....

featured video

TDK PowerHap Piezo Actuators for Ideal Haptic Feedback

Sponsored by TDK

The PowerHap product line features high acceleration and large forces in a very compact design, coupled with a short response time. TDK’s piezo actuators also offers good sensing functionality by using the inverse piezo effect. Typical applications for the include automotive displays, smartphones and tablet.

Click here for more information about PowerHap Piezo Actuators

featured paper

Intel's Chiplet Leadership Delivers Industry-Leading Capabilities at an Accelerated Pace

Sponsored by Intel

We're proud of our long history of rapid innovation in #FPGA development. With the help of Intel's Embedded Multi-Die Interconnect Bridge (EMIB), we’ve been able to advance our FPGAs at breakneck speed. In this blog, Intel’s Deepali Trehan charts the incredible history of our chiplet technology advancement from 2011 to today, and the many advantages of Intel's programmable logic devices, including the flexibility to combine a variety of IP from different process nodes and foundries, quicker time-to-market for new technologies and the ability to build higher-capacity semiconductors

To learn more about chiplet architecture in Intel FPGA devices visit:

featured chalk talk

Battery-free IoT devices: Enabled by Infineon’s NFC Energy-Harvesting
Sponsored by Mouser Electronics and Infineon
Energy harvesting has become more popular than ever before for a wide range of IoT devices. In this episode of Chalk Talk, Amelia Dalton chats with Stathis Zafiriadis from Infineon about the details of Infineon’s NFC energy harvesting technology and how you can get started using this technology in your next IoT design. They discuss the connectivity and sensing capabilities of Infineon’s NAC1080 and NGC1081 NFC actuation controllers and the applications that would be a great fit for these innovative solutions.
Aug 17, 2023