industry news
Subscribe Now

DVCon U.S. 2022 Announces Call for Extended Abstracts

34th annual conference and exhibition to be held in-person

GAINESVILLE, Fla., July 12, 2021 (GLOBE NEWSWIRE) — The 2022 Design and Verification Conference and Exhibition United States (DVCon U.S.), sponsored by Accellera Systems Initiative, announces its call for extended abstract proposals. The submission site for extended abstracts will be open July 12 through August 13, 2021. DVCon U.S. 2022 will be held February 28-March 3, 2022, at the Doubletree Hotel in San Jose, California.

“We are thrilled to bring back our presenters, exhibitors and attendees for DVCon U.S. 2022,” stated Vanessa Cooper, DVCon U.S. 2022 General Chair. “Now in its 34th year, DVCon has become the gathering place for practicing engineers to meet with their peers, share insights and gain valuable, practical knowledge that can be applied to current and future projects. Our steering committee has put together a wide range of suggested paper topics for our 2022 program and we encourage your submissions to help DVCon U.S. continue to be the industry’s must-attend design and verification technical conference and exhibition.”

Suggested Topics for Extended Abstracts
The call for extended abstracts solicits papers and corresponding presentations that are highly technical and reflect real-life experiences and emerging trends in various domains. Submissions are encouraged, but not restricted to, topic areas including: Verification and Validation; Safety-Critical Design and Verification; Machine Learning and Big Data; Design and Verification Reuse and Automation; Mixed-Signal Design and Verification; and Low-Power Design and Verification. Submissions may incorporate the use of EDA tools; FPGA-based designs; the use of specialized design and verification languages; assertions in SVA or PSL; the use of general purpose and scripting languages; applications of the Accellera Portable Test and Stimulus Standard 2.0; applications of design patterns or other innovative language techniques; the use of AMS languages; and IoT applications. Extended abstracts should be between 600-1200 words.

The deadline for abstract submissions is August 13, 2021. More information and guidelines can be found here.

About DVCon
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit here. Follow DVCon on FacebookLinkedIn or @dvcon_us on Twitter or to comment, please use #dvcon_us.

Leave a Reply

featured blogs
Jul 24, 2021
Many modern humans have 2% Neanderthal DNA in our genomes. The combination of these DNA snippets is like having the ghost of a Neanderthal in our midst....
Jul 23, 2021
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... [[ Click on the title to access the full blog on the Cadence Community...
Jul 23, 2021
Synopsys co-CEO Aart de Geus explains how AI has become an important chip design tool as semiconductor companies continue to innovate in the SysMoore Era. The post Entering the SysMoore Era: Synopsys Co-CEO Aart de Geus on the Need for AI-Designed Chips appeared first on Fro...
Jul 9, 2021
Do you have questions about using the Linux OS with FPGAs? Intel is holding another 'Ask an Expert' session and the topic is 'Using Linux with Intel® SoC FPGAs.' Come and ask our experts about the various Linux OS options available to use with the integrated Arm Cortex proc...

featured video

Adopt a Shift-left Methodology to Accelerate Your Product Development Process

Sponsored by Cadence Design Systems

Validate your most sophisticated SoC designs before silicon and stay on schedule. Balance your workload between simulation, emulation and prototyping for complete system validation. You need the right tool for the right job. Emulation meets prototyping -- Cadence Palladium and Protium Dynamic Duo for IP/SoC verification, hardware and software regressions, and early software development.

More information about Emulation and Prototyping

featured paper

Configure the charge and discharge current separately in a reversible buck/boost regulator

Sponsored by Maxim Integrated

The design of a front-end converter can be made less complicated when minimal extra current overhead is required for charging the supercapacitor. This application note explains how to configure the reversible buck/boost converter to achieve a lighter impact on the system during the charging phase. Setting the charge current requirement to the minimum amount keeps the discharge current availability intact.

Click to read more

featured chalk talk

IEC 62368-1 Overvoltage Requirements

Sponsored by Mouser Electronics and Littelfuse

Over-voltage protection is an often neglected and misunderstood part of system design. But often, otherwise well-engineered devices are brought down by over-voltage events. In this episode of Chalk Talk, Amelia Dalton chats with Todd Phillips of Littelfuse about the new IEC 623689-1 standard, what tests are included in the standard, and how the standard allows for greater safety and design flexibility.

Click here for more information about Littelfuse IEC 62368-1 Products