industry news
Subscribe Now

DVCon U.S. 2018 Advance Program Available; Early Registration is Open

Louisville, CO – December 19, 2017 – The 2018 Design and Verification Conference and Exhibition U.S. (DVCon) Advance Program is now available online and registration is open.  DVCon U.S., sponsored by Accellera Systems Initiative, will be held February 26-March 1, 2018 at the DoubleTree Hotel in San Jose, California.

“This year DVCon U.S. reaches an important milestone as it enters its 30th year of bringing advances in design languages and verification methods to the design and verification community,” stated Dennis Brophy, DVCon U.S. 2018 general chair.  “The challenges brought by ever increasing design complexity continue to promote the development of novel solutions and methods.  One driver of this is the growing demand from new end-user markets.  As this demand grows, DVCon U.S. is growing to address it.”

The conference opens on Monday, February 26 with Accellera Day beginning with a morning tutorial on the newest emerging Accellera standard, “Portable Test and Stimulus:  The Next Level of Verification Productivity is Here,” followed by an afternoon tutorial, “IEEE-Compatible UVM Reference Implementation and Verification Components,” that will introduce engineers to the new reference implementation aligned with IEEE 1800.2.  There will also be a luncheon on Monday that will include the presentation of Accellera’s annual Technical Excellence Award and a panel of working group chairs providing updates on the latest working group activities.  The DVCon Expo and Booth Crawl will follow the tutorials at 5:00pm.

Christopher Tice, vice president of Verification Continuum Solutions in the Verification Group at Synopsys will give the keynote, “Industry’s Next Challenge: The Petacycle Challenge,” on Tuesday, February 27 at 1:30pm. Two panel sessions will be held on Wednesday, February 28:  “Help! System Coverage is a Big Data Problem!” at 8:30am and “The Right Tool (or Tools) for the Toughest Verification Tasks,” at 1:30pm.  Attendees can choose from a broad selection of 39 papers, 8 tutorials and approximately 33 poster sessions over the course of the 4-day technical conference and exhibition.

New to DVCon U.S. this year are 90-minute short workshops designed to give smaller companies more opportunities to participate in the program.  There will be four short workshop presentations on Thursday, March 1.

To give attendees plenty of opportunities to meet with peers and experts in the design and verification community, the Expo will be held Monday from 5:00-7:00pm and Tuesday and Wednesday from 2:30-6:00pm.

For the complete DVCon U.S. 2018 schedule, including a list of tutorials, short workshops, panels, sponsored luncheons and events, visit www.dvcon.org.  To view the videos from the DVCon U.S. 2017 Accellera Day tutorials, visit http://www.accellera.org/resources/videos/.

Advance registration rates are available through January 26, 2018.  Visit here for rate and registration information.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors DVCon ChinaDVCon Europe and DVCon India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon_us on Twitter or to comment, please use #dvcon_us.

Leave a Reply

featured blogs
Mar 28, 2024
The difference between Olympic glory and missing out on the podium is often measured in mere fractions of a second, highlighting the pivotal role of timing in sports. But what's the chronometric secret to those photo finishes and record-breaking feats? In this comprehens...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
505 views