industry news
Subscribe Now

Dual-Interface Secure Microcontroller from STMicroelectronics Boosts Safety and Convenience in Contactless Banking and e-Identification Applications

Geneva, July 17, 2019 — Featuring the latest 40nm Flash process as well as enhanced RF technologies, the STMicroelectronics ST31P450 dual-interface secure microcontroller delivers exceptional robustness and performance for contactless applications in banking, identity, transportation, and pay-television.

The ST31P450 is built on the proven 32-bit Arm® SecurCore® SC000™ secure processor and meets ISO 7816 and ISO 14443 Type A smart-card and contactless standards. It supports the full range of MIFARE® libraries including MIFARE Classic®, MIFARE Plus®, and MIFARE DESFire®. ST’s 40nm Flash technology creates an ultra-small die for dual-interface use cases such as banking and, with security-enhancing properties, increases safety and fraud prevention.

Upgraded RF performance ensures ultra-reliable wireless connections for faster, easier contactless transactions. In addition, the ST31P450 features new low-power cryptographic engines that minimize the energy budget and ensure superior product performance at low RF-field strength while executing cryptographic operations. The ST31P450 also comes with optimized loading firmware that makes life easier for card provisioners, offering post-issuance capability.

ST31P450 secure microcontroller, and its associated cryptographic libraries, are expected to achieve Common Criteria EAL5+, as well as EMVCo and CUP (China UnionPay) certifications within the coming months.

The ST31P450, with 450KByte non-volatile memory (NVM) and 10KByte RAM on-chip, is in production now.

Please visit www.st.com/ST31P450 for further information.

Leave a Reply

featured blogs
Jan 22, 2020
Samtec loves DesignCon.  It'€™s an opportunity to present our new signal integrity optimized, high-performance interconnect and technology solutions, along with the highest level of support and expertise in the industry. To learn more about these products and solutions, st...
Jan 22, 2020
Master the design and verification of next gen transport: Part One – Overview Master the design and verification of next gen transport: Part Two – High-Level Synthesis Master the design and verification of next gen transport: Part Three – Functional Safety M...
Jan 21, 2020
My mother is convinced that I'm a prodigy (for some reason she spells it "i-m-b-e-c-i-l-e"), but it may be that innate genius lies dormant in all of us....
Jan 17, 2020
[From the last episode: We saw how virtual memory helps resolve the differences between where a compiler thinks things will go in memory and the real memories in a real system.] We'€™ve talked a lot about memory '€“ different kinds of memory, cache memory, heap memory, vi...

Featured Video

Automotive Trends Driving New SoC Architectures -- Synopsys

Sponsored by Synopsys

Today’s automotive trends are driving new design requirements for automotive SoCs targeting ADAS, gateways, connected cars and infotainment. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet such new requirements and accelerate design time.

Drive Your Next Design to Completion Today with DesignWare IP® for Automotive SoCs