industry news
Subscribe Now

Dual-Interface Secure Microcontroller from STMicroelectronics Boosts Safety and Convenience in Contactless Banking and e-Identification Applications

Geneva, July 17, 2019 — Featuring the latest 40nm Flash process as well as enhanced RF technologies, the STMicroelectronics ST31P450 dual-interface secure microcontroller delivers exceptional robustness and performance for contactless applications in banking, identity, transportation, and pay-television.

The ST31P450 is built on the proven 32-bit Arm® SecurCore® SC000™ secure processor and meets ISO 7816 and ISO 14443 Type A smart-card and contactless standards. It supports the full range of MIFARE® libraries including MIFARE Classic®, MIFARE Plus®, and MIFARE DESFire®. ST’s 40nm Flash technology creates an ultra-small die for dual-interface use cases such as banking and, with security-enhancing properties, increases safety and fraud prevention.

Upgraded RF performance ensures ultra-reliable wireless connections for faster, easier contactless transactions. In addition, the ST31P450 features new low-power cryptographic engines that minimize the energy budget and ensure superior product performance at low RF-field strength while executing cryptographic operations. The ST31P450 also comes with optimized loading firmware that makes life easier for card provisioners, offering post-issuance capability.

ST31P450 secure microcontroller, and its associated cryptographic libraries, are expected to achieve Common Criteria EAL5+, as well as EMVCo and CUP (China UnionPay) certifications within the coming months.

The ST31P450, with 450KByte non-volatile memory (NVM) and 10KByte RAM on-chip, is in production now.

Please visit www.st.com/ST31P450 for further information.

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Achieving Reliable Wireless IoT
Wireless connectivity is one of the most important aspects of any IoT design. In this episode of Chalk Talk, Amelia Dalton and Brandon Oakes from CEL discuss the best practices for achieving reliable wireless connectivity for IoT. They examine the challenges of IoT wireless connectivity, the factors engineers should keep in mind when choosing a wireless solution, and how you can utilize CEL wireless connectivity technologies in your next design.
Nov 28, 2023
19,262 views