industry news
Subscribe Now

Draft of Accellera Portable Test and Stimulus Standard 2.0 Now Available for Public Review

What:

Accellera Systems Initiative, the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced the availability of the Portable Test and Stimulus Draft Standard 2.0 (PSS) for public review. Download the draft standard for review here.

The Portable Test and Stimulus Draft Standard 2.0 includes about 90% of the projected functionality that will be included in the official Portable Test and Stimulus Standard 2.0 release expected in March 2021.  Accellera’s Portable Stimulus Working Group (PSWG) welcomes feedback from the community on the major additions included in the draft while the group finalizes the remaining functionality.

When:

Public review will open on November 18, 2020 and close on December 18, 2020.

About:

New major features intend to improve the usability of the Portable Test and Stimulus Standard 2.0 and expand its portability and flexibility to a broader class of verification challenges.

Additions to the draft of the 2.0 standard include several new language features:

  • Core Library for standard portable functionality and utilities for common PSS applications, including register accesses and memory allocation and management
  • Collection types, including arrays, lists, maps, and sets
  • Parameterized types
  • Constraint enhancements, including default constraints and propagation
  • Enhanced activity-level generation and scheduling constructs
  • Improved portability of procedural constructs for test realization

How to participate and influence the standard:

The Portable Stimulus Working Group invites and encourages the community to participate in the review and provide feedback on the new additions to the standard.

Feedback can be provided through Accellera’s Portable Stimulus 2.0 Public Review Community Forum.

For more information on the working group and to view additional resources, visit the Portable Stimulus Working Group page.

About Accellera

Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are: Cadence; Mentor, A Siemens Business; and Synopsys.

Leave a Reply

featured blogs
Jan 15, 2021
I recently saw (what appears at first glance to be) a simple puzzle involving triangles. But is finding the solution going to be trickier than I think?...
Jan 15, 2021
It's Martin Luther King Day on Monday. Cadence is off. Breakfast Bytes will not appear. And, as is traditional, I go completely off-topic the day before a break. In the past, a lot of novelty in... [[ Click on the title to access the full blog on the Cadence Community s...
Jan 14, 2021
Learn how electronic design automation (EDA) tools & silicon-proven IP enable today's most influential smart tech, including ADAS, 5G, IoT, and Cloud services. The post 5 Key Innovations that Are Making Everything Smarter appeared first on From Silicon To Software....
Jan 13, 2021
Testing is the final step of any manufacturing process, and arguably the most important, and yet it can often be overlooked.  Releasing a poorly tested product onto the market has destroyed more than one reputation for quality, and this is even more important in an age when ...

featured paper

Speeding Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

Sponsored by Cadence Design Systems

With growing on-chip RF content, electromagnetic (EM) simulation of passives is critical — from selecting the right RF design candidates to detecting parasitic coupling. Being on-chip, accurate EM analysis requires a tie in to the process technology with process design kits (PDKs) and foundry-certified EM simulation technology. Anything short of that could compromise the RFIC’s functionality. Learn how to get the highest-in-class accuracy and 10X faster analysis.

Click here to download the whitepaper

Featured Chalk Talk

Introducing Google Coral

Sponsored by Mouser Electronics and Google

AI inference at the edge is exploding right now. Numerous designs that can’t use cloud processing for AI tasks need high-performance, low-power AI acceleration right in their embedded designs. Wouldn’t it be cool if those designs could have their own little Google TPU? In this episode of Chalk Talk, Amelia Dalton chats with James McKurkin of Google about the Google Coral edge TPU.

More information about Coral System on Module