industry news
Subscribe Now

DDC-I to Sponsor NXP Workshop on Multicore for Avionics

Will demonstrate Deos real-time operating system optimized for safety-critical DO-178 multicore applications

Phoenix, AZ – October 22, 2018.  DDC-I, a leading supplier of software and professional services for mission- and safety-critical applications, today announced that it will sponsor NXP’s Multicore for Avionics (MCFA) Workshop. At the workshop, DDC-I will showcase its safety-critical Deos real-time operating system, which is optimized for developing, deploying, and certifying DO-178 avionics software for NXP multicore processors hosting the most demanding I/O, networking, control, multimedia, and display requirements. The MCFA workshop will be held October 23-24 at the Hyatt Lost Pines in Lost Pines, Texas.

In conjunction with the workshop, DDC-I will present a paper, “Multicore Processors for Safety Critical Avionics,” which will discuss the use of Deos on multicore ARM platforms, and how this solution provides a robust environment for today’s avionics systems. The presentation will focus on the ARM multicore architecture, and how patented Deos technology minimizes multicore resource contention to address the issues outlined in CAST-32A. In the demonstration area, DDC-I will also showcase its Deos RTOS with SafeMC technology running on NXP ARM processors (i.MX 8, and S32V234) as well as an NXP T1042 PowerPC platform.  The demonstrations will be focused on multicore execution capabilities and the value of cache partitioning in a multicore system.

NXP’s Multicore for Avionics Workshop provides unique access to critical information needed to develop and certify avionics systems using COTS multicore SoCs. The workshop will address software architectures for mixed criticality systems, provide updates on NXP multicore SoC roadmaps (Layerscape, automotive S32x families), and feature breakout sessions on SoC safety and security. It will also provide an opportunity for participants to network with key NXP architects and executives, industry peers, and eco-system partners.

“We look forward to participating in NXP’s MFCA workshop and receiving the latest updates on NXP architecture and roadmaps,” said Greg Rose, vice president of marketing and product management at DDC-I. “We also look forward to sharing the latest information on our Deos safety-critical RTOS with our partners and customers and showing them how they can exploit Deos’ advanced multicore partitioning and scheduling capabilities to take full advantage of NXP processors in avionics applications requiring data fusion, synthetic vision, graphics and other advanced control and cockpit functionality.”

Deos is a safety-critical embedded RTOS that was first certified to DO-178 DAL A in 1998. Featuring deterministic real-time response, the time- and space- partitioned RTOS employs patented slack scheduling, memory pools, and cache partitioning to deliver higher CPU utilization than any other certifiable safety-critical COTS RTOS. Deos provides the easiest, lowest cost path of any COTS RTOS to DO-178 Level A certification, the highest level of safety criticality.

DDC-I’s SafeMC™ technology extends DDC-I’ s advanced time and space partitioning capabilities to multiple cores, enabling developers of safety-critical systems to achieve best in class multicore performance without compromising safety-critical task response and guaranteed execution times. SafeMC’s safe scheduling, memory pools, and cache partitioning technology help developers manage the execution of tasks and the configuration of multicore hardware in a way that makes it easy to manage high-level and low-level interference patterns, isolate detrimental sources of contention, and alleviate resource bottlenecks. The result is enhanced determinism and increased CPU utilization for safety-critical applications spanning one or more cores.

Development support for Deos includes DDC-I’s Eclipse-based, mixed-language OpenArbor™ IDE, which features C and C++ optimizing compilers, a color-coded source editor, project management support, automated build utilities, and symbolic debugger. Also included is a virtual target hardware development tool, QEMU (Quick EMUlator), that allows developers to develop, debug and test their code on their development host PC in advance of actual target hardware availability.

About DDC-I, Inc.
DDC-I, Inc. is a global supplier of real-time operating systems, software development tools, custom software development services, and legacy software system modernization solutions, with a primary focus on mission- and safety-critical applications. DDC-I’s customer base is an impressive “who’s who” in the commercial, military, aerospace, and safety-critical industries. DDC-I offers safety-critical real-time operating systems, compilers, integrated development environments and run-time systems for C, C++, Ada, and JOVIAL application development. For more information regarding DDC-I products, contact DDC-I at 4600 E. Shea Blvd, Phoenix, AZ 85028; phone (602) 275-7172; fax (602) 252-6054; e-mail sales@ddci.com or visit https://www.ddci.com/pr1806.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Extend Coin Cell Battery Life with Nexperia’s Battery Life Booster
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Amelia Dalton and Tom Wolf from Nexperia examine how Nexperia’s Battery Life Booster ICs can not only extend coin cell battery life, but also increase the available power of these batteries and reduce battery overall waste. They also investigate the role that adaptive power optimization plays in these ICs and how you can get started using a Nexperia Battery Life Booster IC in your next design.  
Mar 22, 2024
3,866 views