industry news
Subscribe Now

CAST Adds JPEG-LS Decoder to Lossless Image Compression IP Core Suite

CAST’s JPEG-LS Encoder and Decoder provide a scalable, zero-latency, ultra-low-power hardware solution for numerically- or visually-lossless image compression

WOODCLIFF LAKE, NJ USA — June 12, 2018 — Semiconductor intellectual property provider CAST, Inc. has released a JPEG-LS Decoder IP core that—together with the JPEG-LS Encoder already available—provides an efficient hardware compression solution for the lossless or near-lossless transmission or storage of high quality images or video sequences.

The JPEG-LS cores provide:

  • Superior compression ratios, yielding smaller files than PNG and smaller or similarly sized files than JPEG 2000 (see figure);
  • Ultra-low power consumption, thanks to the low complexity of the JPEG-LS algorithm, which enables hardware implementations with an extremely small silicon footprint and minimal memory requirements;
  • “Zero” (sub-millisecond) latency, because the line-based processing employed by JPEG-LS does not impose any buffering of frames or even image lines before the encoding or decoding process is initiated; and
  • Scalable throughput, uniquely handling ultra-high resolutions and/or frame rates by internally combining and managing a configurable number of parallel processing engines.

For example, consider the significant savings in hardware resources (16nm technology) possible for the lossless encoding and decoding of a 4K Ultra HD, 10-bit per color, RGB video stream at 30 frames per second:

JPEG 2000 CAST JPEG-LS
several million gates 350K gates
several Mbits of memory 300 Kbits of SRAM
more than 70mW   less than 10mW
tens of msec of latency less than 0.5 msec of latency

Moreover, the CAST JPEG-LS encoder will yield a similar or even better compression ratio as the JPEG 2000 encoder, resulting in further resource savings system-wide.

Their competitive compression ratio with smaller hardware and lower latency make the JPEG-LS Encoder and Decoder cores an excellent choice for systems where artificial intelligence or video analytics process the video stream—such as for autonomous driving or augmented reality applications—because these systems typically do not accept image quality loss or any extra latency, while also requiring very low power consumption. Additional applications include those requiring high quality images with maximum file size savings, including space and medical imaging (JPEG-LS is part of the DICOM medical imaging standard).

About the JPEG-LS IP Cores

The JPEG-LS-E Encoder and JPEG-LS-D Decoder each fully support the JPEG-LS, ISO/IEC 14495-1 standard, which is based on the LOCO-I (LOw COmplexity LOssless COmpression for Images) algorithm developed by HP. The JPEG-LS-E has been used in products where decoding has been performed with standard software JPEG-LS decoders. The CAST Decoder appears to be the only such JPEG-LS decompression core commercially available; it can be used with the JPEG-LS-E or any other standard-conforming JPEG-LS encoder.

The JPEG-LS cores are easy to integrate and use, employing standard AXI-Stream and APB interfaces and operating standalone without processor intervention once programmed. Each is available in two versions, size-optimized, and scalable-throughput.

The single-pipeline, size-optimized versions process a single sample per clock cycle and require just one image line of buffering. The Encoder and Decoder can each handle several hundreds of Msamples per second when mapped to an ASIC technology; require as few as 40,000 ASIC gates; and run up to about 600 MHz and 350 MHz, respectively (on TSMC 16nm with SVT cells).

The multiple-pipe, throughput-optimized versions internally aggregate a user-specified number of the single-pipeline cores, handling multiple samples each cycle to efficiently process images or video with ultra-high resolutions and/or very fast frame rates. This scalable throughput capability appears to be unique to the CAST JPEG-LS cores.

The silicon-validated JPEG-LS Encoder and Decoder are available now, with royalty-free licensing for either ASICs (RTL) or FPGAs (netlists) from popular silicon providers.

About CAST

In addition to the JPEG-LS cores, CAST offers a range of compression solutions and image processing functions; 8051 microcontrollers and extreme-low-power 32-bit BA2X™ processors; industry-leading automotive interfaces; and a variety of peripherals, interfaces, security, and other IP cores. CAST IP features easy integration and reuse, royalty-free licensing, and availability for ASICs or FPGAs from all leading silicon providers. Learn more by visiting www.cast-inc.com, emailing info@cast-inc.com, or calling +1 201.391.8300.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Non-Magnetic Interconnects
Sponsored by Mouser Electronics and Samtec
Magnets and magnetic fields can cause big problems in medical, scientific, industrial, space, and quantum computing applications but using a non-magnetic connector can help solve these issues. In this episode of Chalk Talk, Amelia Dalton and John Riley from Samtec discuss the construction of non-magnetic connectors and how you could use non-magnetic connectors in your next design.
May 3, 2023
40,480 views