industry news
Subscribe Now

Cadence RFIC Solutions Support TSMC N6RF Design Reference Flow

Highlights:
• Cadence and TSMC collaborate on N6RF design enablement to accelerate innovation in mobile, 5G and wireless applications
• Joint customers are designing with the new PDK based on the N6RF design flow

SAN JOSE, Calif., June 17, 2022—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Cadence RFIC solutions are enabled to support TSMC’s N6RF Design Reference Flow and process design kit (PDK) to accelerate mobile, 5G and wireless innovation. Through the ongoing collaboration between Cadence and TSMC, mutual customers are already designing with the Cadence solutions for TSMC’s latest N6RF CMOS semiconductor technology.

The Cadence RFIC solutions support the Cadence Intelligent System Design strategy, enabling system-on-chip (SoC) design excellence. To learn more about Cadence RFIC solutions, visit www.cadence.com/go/rfrfic.

Optimized for TSMC’s N6RF process technology, the Cadence Virtuoso Schematic Editor, Virtuoso ADE Suite and the integrated Spectre X Simulator and RF option are included in the RF Design Reference Flow. Customers can benefit from several key features, which enable them to effectively manage corner simulations, perform statistical analyses and achieve design centering and circuit optimization. Additionally, the flows offer seamless integration between the Cadence EMX® Planar 3D Solver and the Virtuoso Layout Suite EXL implementation environment, which enables designers to streamline EM modeling tasks and leverage automation to stitch S-parameter models into the golden design schematic for RF simulations automatically.

For post-layout analysis, the S-parameter models are layered into Cadence Quantus Extraction Solution results for high-fidelity RF signoff circuit and EM-IR simulations. Overall, the new Cadence RFIC full flow offers an efficient methodology that lets engineers achieve design goals—performance, power efficiency and reliability—in a single, tightly integrated design environment.

“Through our ongoing collaboration with Cadence, we’re making it easier for customers to achieve their productivity goals using the jointly developed design flow and our advanced N6RF process technology, which offers significant performance and power efficiency boosts,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “With the availability of the new PDK, those creating next-generation mobile, 5G, and wireless designs can adopt our technologies quickly and accelerate the path to advanced-node innovation.”

“The comprehensive Cadence RFIC solutions cover all aspects of RF design—from RF custom passive device generation and modeling to EM-IR analysis with self-heating. With this unified flow, customers can focus on innovative design, rather than spending time managing disparate, error-prone toolsets,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “By working closely with TSMC, our customers have access to the advanced capabilities included with TSMC’s N6RF process technology and the RF design reference flow, enabling them to achieve SoC design excellence and deliver competitive designs to market much more efficiently.”

About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Apr 23, 2024
The automotive industry's transformation from a primarily mechanical domain to a highly technological one is remarkable. Once considered mere vehicles, cars are now advanced computers on wheels, embodying the shift from roaring engines to the quiet hum of processors due ...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

PIC32CX-BZ2 and WBZ451 Multi-Protocol Wireless MCU Family
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Shishir Malav from Microchip explore the benefits of the PIC32CX-BZ2 and WBZ45 Multi-protocol Wireless MCU Family and how it can make IoT design easier than ever before. They investigate the components included in this multi-protocol wireless MCU family, the details of the software architecture included in this solution, and how you can utilize these MCUs in your next design.
May 4, 2023
40,494 views