industry news
Subscribe Now

Cadence Introduces First Interface and Verification IP Solution for CCIX to Advance New Class of Datacenter Servers Design and verification IP address server cache-coherency requirements

SAN JOSE, Calif., May 2, 2017—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the industry’s first interface and verification IP solution for Cache Coherent Interconnect for Accelerators (CCIX), an open chip-to-chip interconnect standard that advances the development of a new class of server solutions to address the challenging performance and latency requirements in the growing datacenter market. The Cadence® IP for CCIX, which consists of controller, PHY and verification IP, allows semiconductor manufacturers to develop new products for the enterprise server market more quickly and with greater confidence. The new IP for CCIX further extends the Cadence IP portfolio and Cadence Verification Suite technology, key components of the company’s System Design Enablement strategy.

The proliferation of data-intensive applications along with the constraints of power and cooling are driving datacenters to deploy servers incorporating special-purpose accelerators. These accelerators share memory with processors in a cache-coherent manner and enable a heterogeneous server architecture to seamlessly share data with current speeds up to 25Gbps, reducing latency and increasing performance.

Supported by industry leaders, CCIX is a comprehensive hardware and software solution that builds on the pervasive PCI Express® (PCIe®) technology. The CCIX standard allows processors based on different instruction set architectures to extend the benefits of cache-coherent peer processing to various acceleration devices.

“ARM recognizes that the new CCIX specification supporting cache coherency is extremely important to the enterprise ecosystem,” said Monika Biddulph, general manager, Systems and Software Group, ARM. “Together, the Cadence IP for CCIX and the ARM® CoreLink™ CMN-600 Coherent Mesh Network provide a scalable, heterogeneous compute platform with high performance multichip connectivity that will enable innovative solutions for applications such as machine learning, network processing, storage off-load and analytics.”

The Cadence Interface IP for CCIX is an integrated solution for CCIX based on the PCIe 4.0 specification. The integrated solution for CCIX includes controller, PHY, software drivers, scripts for design and verification, simulation models and user guides. The entire package is pre-verified using Cadence verification IP for CCIX. For more information on the interface IP solution, visit: www.cadence.com/go/ccixdip

“CCIX enables a new class of interconnect for emerging acceleration applications in the datacenter,” said Gaurav Singh, chairman of the CCIX Consortium. “We are pleased to see Cadence taking a leading role in providing early access to IP products to accelerate CCIX adoption among our member companies.”

The Cadence Verification IP for CCIX supports the Cadence Xcelium™ Parallel Logic Simulator and third-party simulators. It also supports all major languages and methodologies and is used to verify all CCIX specification levels including PHY, transaction and cache coherency. The Cadence Interconnect Validator works with the verification IP for CCIX to ensure correctness and completeness of data as it passes through the fabric. For more information on the verification IP solution, visit: www.cadence.com/go/ccixvip

“Cadence is a pioneer and industry leader in PCIe, and we’re leveraging our deep expertise in PCIe and cache coherency to develop an innovative solution for CCIX,” said Babu Mandava, senior vice president and general manager of the IP Group at Cadence. “Because our CCIX enterprise development solution is integrated and based on silicon-proven design IP for the PCIe specification, along with mature and comprehensive verification IP, our customers can develop new products for the server market more quickly, with high confidence and shorter time to market. We are encouraged by our early customer engagements.”

About Cadence Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Enabling the Evolution of E-mobility for Your Applications
The next generation of electric vehicles, including trucks, buses, construction and recreational vehicles will need connectivity solutions that are modular, scalable, high performance, and can operate in harsh environments. In this episode of Chalk Talk, Amelia Dalton and Daniel Domke from TE Connectivity examine design considerations for next generation e-mobility applications and the benefits that TE Connectivity’s PowerTube HVP-HD Connector Series bring to these designs.
Feb 28, 2024
11,080 views