industry news
Subscribe Now

Cadence Drives Release of Alternative EVS Codec Implementation in 3GPP

New codec enables up to 1.6X performance improvement and better battery life for mobile communications applications

SAN JOSE, Calif., February 25, 2019—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it initiated and drove the standardization within 3GPP of an alternative fixed-point Enhanced Voice Services (EVS) codec reference implementation using updated basic operators. 3GPP, a global initiative that provides complete system specifications for cellular telecommunications network technologies, has adopted and released the new codec, which enables more efficient processing and improves battery life by leveraging modern DSP architectures with 64-bit accumulators, single instruction, multiple data (SIMD) and very long instruction word (VLIW) technologies. As part of this effort, Cadence also updated the basic operators incorporated in the underlying ITU Software Tools Library (STL2018), which serves as the foundation upon which 3GPP reference codecs are built. Next-generation codecs can now utilize these new basic operators for faster time to market and better energy efficiency.

Cadence developed the instruction set architecture for its Tensilica® HiFi 3z DSP in parallel with the development of these updated basic operators and the alternative EVS codec, resulting in the HiFi 3z DSP featuring an extremely efficient pairing of hardware and software. As a result, the HiFi 3z DSP offers a 1.6X improvement in million cycles per second (MCPS) as compared to the HiFi 3 DSP running the original EVS codec in Super Wideband mode—enabling lower power and longer battery life. Utilizing the new codec, the HiFi 3 DSP offers a 1.2X improvement in MCPS in Super Wideband mode.

“For more than two years, Cadence has taken a leadership role in 3GPP to drive the development, adoption and release of an alternative version of the EVS codec that takes advantage of modern DSP architectures,” stated Larry Przywara, group director of marketing, Tensilica audio/voice IP at Cadence. “Our smartphone-OEM and mobile semiconductor customers have already licensed this codec for their upcoming HiFi 3z DSP-based products.  Cadence thanks 3GPP Working Group SA4 for their efforts to standardize this alternative version.”

The alternative EVS codec reference code is available for download from the 3GPP website. ( https://portal.3gpp.org/desktopmodules/Specifications/SpecificationDetails.aspx?specificationId=3473 )

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com. ( https://www.cadence.com/ )

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
30,591 views