industry news
Subscribe Now

Cadence Digital Full Flow Achieves Certification for GlobalFoundries® 12LP/12LP+ Process Platforms

Highlights:

• Certification enables customers to advance the design of aerospace, hyperscale computing, AI, mobile and consumer applications using Cadence and GF® technologies
• Cadence digital full flow optimized for the GF 12LP/LP+ process platforms enables mutual customers to reach PPA goals faster and deliver new products to market with shorter design cycles

SAN JOSE, Calif., May 19, 2022—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that the Cadence® digital full flow achieved certification for the GlobalFoundries (GF) 12LP/12LP+ process platforms to advance the design of aerospace, hyperscale computing, AI, mobile and consumer applications. The certification confirms that the Cadence digital full flow has met all of GF’s accuracy, integration and quality of results (QoR) criteria specified for the 12LP/12LP+ process platforms, enabling mutual customers to reach power, performance, and area (PPA) goals faster and to deliver new products to market with shorter design cycles.

The Cadence tools were optimized for the GF 12LP/12LP+ process platforms and certified using an industry-standard high-efficiency processor core. The certified tools include the Innovus™ Implementation System, Genus™ Synthesis Solution, Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution, Quantus™ Extraction Solution, Litho Physical Analyzer (LPA) and Pegasus™ Verification System. For more information on the Cadence digital full flow tools for advanced-node design, please visit www.cadence.com/go/dffcertgf12lp.

The digital full flow provides additional benefits to GF 12LP/12LP+ users through the Cadence iSpatial technology, which allows a seamless transition from Genus physical synthesis to Innovus implementation using a common user interface and database. The flow also provides unified implementation, timing- and IR-signoff engines, offering enhanced signoff convergence by concurrently closing the design for all physical, timing and reliability targets.

“The Cadence digital full flow certification on our 12LP/12LP+ process platforms validates the accuracy of the implementation and signoff methodology,” said Richard Trihy, vice president of design enablement at GF. “Through our collaboration, we’re providing our customers with a trusted solution to speed up the implementation process, which is particularly critical for those creating emerging aerospace, hyperscale computing and AI applications and experiencing great pressure to deliver new products to market quickly.”

“Through the integration and innovation offered by our digital full flow, customers using GF’s 12LP/12LP+ process platforms can confidently converge on their PPA targets faster,” said Kam Kittrell, senior group director, product management, in the Digital & Signoff Group at Cadence. “The thorough correlation checks performed by GF on the Cadence digital full flow gives users an added level of assurance that they can implement high-performance designs quickly in order to remain competitive in their respective markets.”

The Cadence digital full flow provides better predictability and a faster path to design closure and supports Cadence’s Intelligent System Design™ strategy, which enables SoC design excellence.

About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Digi XBee 3 Global Cellular Solutions
Sponsored by Mouser Electronics and Digi
Adding cellular capabilities to your next design can be a complicated, time consuming process. In this episode of Chalk Talk, Amelia Dalton and Alec Jahnke from Digi chat about how Digi XBee Global Cellular Solutions can help you navigate the complexities of adding cellular connectivity to your next design. They investigate how the Digi XBee software can help you monitor and manage your connected devices and how the Digi Xbee 3 cellular ecosystem can help future proof your next design.
Nov 6, 2023
21,744 views