industry news
Subscribe Now

Cadence Collaboration with Arm Enables Customers to Successfully Tape out Next-Generation Arm Mobile Designs

• Early adopters of Arm’s new mobile solution on the Armv9 architecture have successfully taped out SoCs for mobile devices using the Cadence digital and verification full flows
• Cadence optimizes its RTL-to-GDS digital flow and delivers corresponding 5nm and 7nm RAKs for Arm Cortex-X2, Cortex-A710 and Cortex-A510 CPUs and Mali-G710 GPU
• Cadence enhances its System VIP and broader verification flow so customers can verify Arm premium mobile SoCs faster

SAN JOSE, Calif., May 25, 2021—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that through a collaboration with Arm, customers have successfully taped out mobile SoCs using Cadence® tools and the next-generation Arm® mobile solution, which includes the Arm Cortex®-X2, Cortex-A710, and Cortex-A510 CPUs, Mali™-G710 GPU and the DynamIQ Shared Unit-110. As part of the collaboration, Cadence has fine-tuned its digital and verification full flows on 5nm and 7nm process technologies to drive adoption of the new Arm mobile solution on the Armv9 architecture. In addition, Cadence delivered 5nm and 7nm RTL-to-GDS digital flow Rapid Adoption Kits (RAKs) to enable customers to achieve optimal power, performance and area (PPA) and accelerate time to tapeout.

To learn more about the Arm-based solutions from Cadence, visit

Cadence Digital Full Flow Support for Arm Premium Mobile Platform
Cadence delivered a highly tuned digital flow and corresponding 5nm and 7nm RAKs for the development of SoCs based on the latest Arm mobile solution. The complete, integrated RTL-to-GDS RAKs include the Cadence Modus DFT Software Solution, Genus™ Synthesis Solution, Innovus™ Implementation System, Quantus™ Extraction Solution, Tempus™ Timing Signoff Solution and ECO Option, Voltus™ IC Power Integrity Solution, Conformal® Equivalence Checking and Conformal Low Power.

The digital full flow offers Arm mobile solution adopters several capabilities to improve productivity. For example, the Cadence iSpatial technology provides an integrated, predictable implementation flow so users can achieve faster design closure. The flow also incorporates an innovative hierarchical technology to deliver optimal turnaround time on large high-performance CPUs. The Innovus Implementation System’s GigaOpt™ power optimization capability significantly reduces dynamic power consumption. Finally, the Tempus ECO Option provides signoff-accurate final design closure using path-based optimization, which enables users to achieve PPA targets.

Cadence Verification Full Flow Support for Arm Premium Mobile Platform
Cadence also optimized its System-Level Verification IP (System VIP) and verification full flow to support the latest Arm AMBA® protocols, enabling rapid and dependable adoption of Armv9 IP while accelerating integration and functional signoff of Arm mobile SoCs. Cadence System VIP extensions for Armv9 include new checkers, verification plans and traffic generators to efficiently verify Arm mobile SoC coherency, performance and Arm SystemReady compliance.

The verification full flow, which provides optimal verification throughput for the latest Armv9 IP, includes the Cadence Xcelium™ Logic Simulation Platform, Palladium® Z1 and Z2 Enterprise Emulation Platforms, Protium™ X1 and X2 Enterprise Prototyping Platforms, JasperGold® Formal Verification Platform, vManager™ Planning and Metrics, and Perspec System Verifier and Virtual System Platform.

“Based on the new Armv9 architecture, the Arm Total Compute solution is designed to enable best-in-class products, allowing our customers to achieve greater performance and efficiency when creating next-generation mobile SoCs,” said Paul Williamson, senior vice president and general manager, Client Line of Business, Arm. “By continuing our work with Cadence, we’re making it easier to unlock the flexibility and performance of our latest CPU and GPU technology to achieve design success and get to market faster.”

“Cadence has collaborated with Arm on many generations of CPUs and GPUs for mobile IP development, and our latest work expands our support for the recently introduced Armv9 architecture,” said Dr. Chin-Chi Teng, senior vice president and general manager, Digital & Signoff Group at Cadence. “Arm uses our Cadence digital and verification full flow innovations to develop its mobile IP, and with the rollout of Arm’s new CPUs and CPUs, we’re enabling customers to achieve PPA targets to accelerate time to tapeout and providing SystemReady verification and early software bring-up.”

The Cadence digital full flow enables customers to achieve PPA goals, and the verification full flow provides improved verification throughput. The flows support the broader Cadence Intelligent System Design strategy, enabling customers to achieve design excellence.

About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at

Leave a Reply

featured blogs
Jun 17, 2021
Learn how cloud-based SoC design and functional verification systems such as ZeBu Cloud accelerate networking SoC readiness across both hardware & software. The post The Quest for the Most Advanced Networking SoC: Achieving Breakthrough Verification Efficiency with Clou...
Jun 17, 2021
In today’s blog episode we would like to introduce our newest White Paper; “System and Component qualifications of VPX solutions, Create a novel, low-cost, easy to build, high reliability test platform for VPX modules“. Over the past year Samtec has worked w...
Jun 17, 2021
I have written before about standards in general (including one that is 2000 years old) in my post Why Do Layout Designers Say "Stream Out"? and the new cell-phone vocoder standard in... [[ Click on the title to access the full blog on the Cadence Community site. ]...
Jun 14, 2021
By John Ferguson, Omar ElSewefy, Nermeen Hossam, Basma Serry We're all fascinated by light. Light… The post Shining a light on silicon photonics verification appeared first on Design with Calibre....

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Choose a high CMTI gate driver that cuts your SiC switch dead-time

Sponsored by Maxim Integrated

As GaN and SiC FETs begin to replace MOSFET and IGBT technologies in power switching applications, this paper discusses the key considerations when selecting an isolated gate driver. Maxim explains the importance of CMTI and propagation delay skew and presents an isolated gate driver IC ideal for use with these new power transistors.

Click to read more

Featured Chalk Talk

General Port Protection

Sponsored by Mouser Electronics and Littelfuse

In today’s complex designs, port protection can be a challenge. High-speed data, low-speed data, and power ports need protection from ESD, power faults, and more. In this episode of Chalk Talk, Amelia Dalton chats with Todd Phillips from Littelfuse about port protection for your next system design.

Click here for more information about port protection from Littelfuse.