industry news
Subscribe Now

Cadence Collaborates with STMicroelectronics on Networking, Cloud and Data Center Electronics

STMicroelectronics tapes out 56G-VSR SerDes and selects Cadence as preferred IP partner for new 112G long-reach SerDes development

SAN JOSE, Calif., March 9, 2020—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced it has been working together with STMicroelectronics to successfully tape out a 56G very short-reach (VSR) SerDes in 7nm for a system on chip (SoC) targeted at the networking, cloud and data center markets. Cadence provided the critical IP architecture, certain IP sub-blocks and relevant design support, leveraging its investments in 56G and 112G PAM4 SerDes technology while ST developed the complete SerDes core, making use of its extensive know-how in this field.

“Cadence’s strong 112G SerDes fully hits the requirements relevant to ASICs for networking and communication,” said Flavio Benetti, general manager of the ASIC division at STMicroelectronics. “By combining Cadence’s silicon-proven IP building blocks with our deep knowledge of SerDes analog and mixed-signal design techniques, we were able to beat our customer’s challenging power targets. We value our ongoing collaboration and have selected Cadence as our preferred supplier for 112G long-reach SerDes IP.”

“Our successful collaboration with STMicroelectronics exemplifies how Cadence is delivering SoC design excellence through our Intelligent System Design strategy,” said Babu Mandava, senior vice president and general manager of the IP group at Cadence. “Our silicon-proven PAM4 SerDes IP portfolio optimized for power, performance and area efficiency, used in conjunction with the Cadence Innovus Implementation System, enabled ST to achieve performance excellence and time-to-market advantage for their innovative designs.”

The broad Cadence® design IP portfolio including the 112G Multi-Rate PAM4 SerDes, and the best-in-class digital and signoff technology including the Innovus™ Implementation System, both support Cadence’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence. For more information on Cadence’s broad SerDes IP portfolio, visit http://www.cadence.com/go/56gserdesip.

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and health. For six years in a row, Fortune Magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at http://www.cadence.com.

Leave a Reply

featured blogs
Nov 25, 2020
It constantly amazes me how there are always multiple ways of doing things. The problem is that sometimes it'€™s hard to decide which option is best....
Nov 25, 2020
[From the last episode: We looked at what it takes to generate data that can be used to train machine-learning .] We take a break from learning how IoT technology works for one of our occasional posts on how IoT technology is used. In this case, we look at trucking fleet mana...
Nov 25, 2020
It might seem simple, but database units and accuracy directly relate to the artwork generated, and it is possible to misunderstand the artwork format as it relates to the board setup. Thirty years... [[ Click on the title to access the full blog on the Cadence Community sit...
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...

featured video

Improve SoC-Level Verification Efficiency by Up to 10X

Sponsored by Cadence Design Systems

Chip-level testbench creation, multi-IP and CPU traffic generation, performance bottleneck identification, and data and cache-coherency verification all lack automation. The effort required to complete these tasks is error prone and time consuming. Discover how the Cadence® System VIP tool suite works seamlessly with its simulation, emulation, and prototyping engines to automate chip-level verification and improve efficiency by ten times over existing manual processes.

Click here for more information about System VIP

featured paper

Top 9 design questions about digital isolators

Sponsored by Texas Instruments

Looking for more information about digital isolators? We’re here to help. Based on TI E2E™ support forum feedback, we compiled a list of the most frequently asked questions about digital isolator design challenges. This article covers questions such as, “What is the logic state of a digital isolator with no input signal?”, and “Can you leave unused channel pins on a digital isolator floating?”

Click here to download the whitepaper

Featured Chalk Talk

Benefits of FPGAs & eFPGA IP in Futureproofing Compute Acceleration

Sponsored by Achronix

In the quest to accelerate and optimize today’s computing challenges such as AI inference, our system designs have to be flexible above all else. At the confluence of speed and flexibility are today’s new FPGAs and e-FPGA IP. In this episode of Chalk Talk, Amelia Dalton chats with Mike Fitton from Achronix about how to design systems to be both fast and future-proof using FPGA and e-FPGA technology.

Click here for more information about the Achronix Speedster7 FPGAs