industry news
Subscribe Now

Cadence Collaborates with Amazon Web Services to Deliver Electronic Systems and Semiconductor Design for the Cloud

SAN FRANCISCO—DESIGN AUTOMATION CONFERENCE, 25 Jun 2018

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced it is collaborating with Amazon Web Services (AWS) to deliver electronic systems and semiconductor design with the Cadence® Cloud portfolio. For the last two years, customers have been able to leverage the Cadence Cloud-Hosted Design Solution, a Cadence-managed and EDA-optimized design environment built on AWS, to address company-specific infrastructure requirements. The service also allows customers who manage their own IT and business relationships with AWS to use the Cadence Cloud Passport model to gain access to cloud-ready software for use on AWS. By operating on AWS, Cadence is enabling systems and semiconductor engineers to improve productivity and ultimately deliver end-products to market faster.

The announcement was made at the 55th annual Design Automation Conference (DAC) being held in San Francisco at Moscone Center West, June 25-28, 2018. Cadence is located in booth 1308 in the main exhibit hall and booth 1245 in the Design Infrastructure Alley. For more information on the Cadence collaboration with AWS, please visit www.cadence.com/go/cloudvendora.

“Cadence has been leveraging AWS since 2014 and we have seen customers achieve the scalability they need to focus on their core competencies—delivering innovative products to market in a timely manner,” said Terry Wise, global vice president of Channels and Alliances, Amazon Web Services, Inc. “By initially launching the Cadence Cloud portfolio on AWS, Cadence demonstrated early leadership in the industry. We’re excited to continue working with Cadence to help systems and semiconductor companies realize the benefits of the cloud and greatly accelerate their digital transformation.”

“As an Amazon company, we’ve been one of the earliest semiconductor companies to use Cadence cloud-ready solutions via AWS, which has enabled us to develop higher quality application-specific integrated circuits (ASICs) and contribute to a more differentiated set of AWS offerings,” said Nafea Bshara, vice president, distinguished engineer, and co-founder Annapurna Labs. “Our Cadence and AWS deployment is allowing us to deliver our platform-on-chip and subsystems for networking, storage and security applications faster so that we maintain not only our own competitive advantage but also that of AWS.”

“The close collaboration between Cadence and AWS has provided us with the flexibility we need for internal development tasks, while simultaneously enabling us to deliver our broad Cadence Cloud portfolio offerings to customers,” said Neil Kole, senior vice president and chief information officer at Cadence. “AWS has domain expertise in the systems and semiconductor industry that can enable customers to access compute resources more easily through the cloud and achieve better overall throughput in the design development process.”

In related news, Cadence today introduced the Cadence Cloud portfolio, the first broad cloud portfolio for the development of electronic systems and semiconductors. See the news release at www.cadence.com/go/cloudnews, and for more detailed information on the full portfolio, please visit www.cadence.com/go/cadenceclouda.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at www.cadence.com.

Leave a Reply

featured blogs
Oct 3, 2024
Someone with too much time on his hands managed to get Linux to boot on an Intel 4004 in only 4.76 days...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
24,466 views