industry news
Subscribe Now

Cadence Brings Verification IP to the Chip Level with New System VIP Solution

New offering enables up to 10X efficiency gains in system-level testbench assembly, execution and analysis for hyperscale, automotive, mobile and consumer chips

SAN JOSE, Calif., October 13, 2020—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced Cadence® System-Level Verification IP (System VIP), a new suite of tools and libraries for automating system-on-chip (SoC) testbench assembly, bus and CPU traffic generation, cache-coherency validation and system performance bottleneck analysis. Using Cadence System VIP, customers creating complex hyperscale, automotive, mobile and consumer chips can improve chip-level verification efficiency by up to 10X.

For more information about Cadence System VIP, please visit http://www.cadence.com/go/SystemVIPpr.

The new Cadence System VIP solution takes Cadence’s market leadership in IP-level verification automation and brings it to the chip level. Tests created using the Cadence System VIP solution are portable across Cadence simulation, emulation and prototyping engines and can also be extended to post-silicon bring-up. Cadence System VIP consists of four new tools and libraries:
•       System Testbench Generator: Allows users to automatically generate SoC testbenches with complex memory, cache, interface and bus configurations

•       System Traffic Libraries: Provide users with a rich portfolio of pre-defined tests that can be plugged into a System VIP testbench, including coherency, performance, PCI Express® (PCIe®) and NVMe subsystems

•       System Performance Analyzer: Offers comprehensive performance analysis reporting and visualization for memory subsystems, interconnects and peripherals

•       System Verification Scoreboard: Provides comprehensive data and cache-coherency checks across coherent interconnects, memories and peripherals

“Renesas has used Cadence VIP for many years and values Cadence’s leadership in advanced SoC verification technologies,” said Tetsuya Asano, director, Design Methodology Department, Shared R&D EDA Division at Renesas. “By adding the new System VIP to our existing verification environment based on the Cadence Xcelium and Palladium platforms, and improving stimulus re-use and automation, we’ve further accelerated the SoC verification process with 10X more efficiency, enabling us to deliver innovative, high-quality products to our customers faster.”

“Through our collaboration with Cadence, we’ve reduced some of the complex SoC verification challenges, especially around I/O peripherals,” said Tran Nguyen, director of Design Services at Arm. “By using Cadence System Traffic Libraries and System Performance Analyzers, Arm was able to automate complex test generation processes, enabling a quicker PCIe integration verification and performance analysis.”

“Verification challenges increase exponentially as the number and complexity of integrated IP blocks on an SoC grow,” said Paul Cunningham, corporate vice president and general manager of the System & Verification Group at Cadence. “Our new Cadence System VIP solution  dramatically improves verification throughput by automating some of today’s most critical labor-intensive chip-level verification challenges.”

The Cadence System VIP tool suite is part of the broader Cadence Verification Suite and supports the company’s Intelligent System Design™ strategy. The Cadence Verification Suite is comprised of core engines and smart verification technologies that increase verification throughput and design quality, fulfilling verification requirements for a wide variety of applications and vertical segments.

About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and healthcare. For six years in a row, Fortune Magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at www.cadence.com.

Leave a Reply

featured blogs
May 14, 2021
Another Friday, another week chock full of CFD, CAE, and CAD news. This week features a topic near and dear to my heart involving death of the rainbow color map for displaying simulation results.... [[ Click on the title to access the full blog on the Cadence Community site....
May 13, 2021
Samtec will attend the PCI-SIG Virtual Developers Conference on Tuesday, May 25th through Wednesday, May 26th, 2021. This is a free event for the 800+ member companies that develop and bring to market new products utilizing PCI Express technology. Attendee Registration is sti...
May 13, 2021
Our new IC design tool, PrimeSim Continuum, enables the next generation of hyper-convergent IC designs. Learn more from eeNews, Electronic Design & EE Times. The post Synopsys Makes Headlines with PrimeSim Continuum, an Innovative Circuit Simulation Solution appeared fi...
May 13, 2021
By Calibre Design Staff Prior to the availability of extreme ultraviolet (EUV) lithography, multi-patterning provided… The post A SAMPle of what you need to know about SAMP technology appeared first on Design with Calibre....

featured video

What’s Hot: DesignWare Logic Library IP for TSMC N5

Sponsored by Synopsys

Designing for N5? Josefina Hobbs details the latest info and customer results on Logic Library IP for TSMC N5. Whether performance, power, area or routability are your key concerns, Synopsys Library IP helps you meet your toughest design challenges.

Click here for more information about DesignWare Foundation IP: Embedded Memories, Logic Libraries, GPIO & PVT Sensors

featured paper

Four key design considerations when adding energy storage to solar power grids

Sponsored by Texas Instruments

Bidirectional power conversion, higher voltage batteries, current and voltage sensing, and a sleek storage system design are top considerations when adding energy storage to solar power grids. Read the latest whitepaper from Texas Instruments to unleash the power of storage-ready solar power grids.

Click to download whitepaper

featured chalk talk

Fundamentals of ESD/TVS Protection

Sponsored by Mouser Electronics and Nexperia

ESD protection is a critical, and often overlooked design consideration in many of today’s systems. There is a wide variety of solutions available for ESD protection, and choosing the right one for your design can be a daunting and confusing task. In this episode of Chalk Talk, Amelia Dalton chats with Tom Wolf of Nexperia about choosing the right ESD protection for your next design.

Click here for more information about Nexperia PCMFxUSB3B/C - CMF EMI filters with ESD Protection