industry news
Subscribe Now

Cadence Announces First-to-Market NVMe 1.4 Verification IP for High-Performance Computing

Cadence VIP with TripleCheck reduces time to market and supports the next-generation NVMe standard

SAN JOSE, Calif., October 22, 2019—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of the industry’s first Verification IP (VIP) in support of the new NVM Express 1.4 (NVMe) protocol. The Cadence® VIP for NVMe 1.4 enables designers to quickly and thoroughly verify their storage, data center and high-performance computing (HPC) system-on-chip (SoC) designs with less effort and a greater assurance that the SoC will meet the protocol standards.

The Cadence VIP for NVMe 1.4 supports the company’s Intelligent System Design strategy, enabling SoC design excellence through best-in-class IP. For more information on the Cadence VIP for NVMe 1.4, please visit http://www.cadence.com/go/NVMeVIP.

The new Cadence VIP for NVMe 1.4 provides customers with a comprehensive verification solution to develop high-quality NVMe host and device controllers quickly, helping reduce overall time to market. The NVMe 1.4 VIP supports built-in integration with the Cadence VIP for PCI Express® (PCIe®) 5.0 and includes a complete UVM SystemVerilog API for fast integration and SoC-level test creation. Built with Cadence TripleCheck™ technology, customers have access to a verification plan with measurable objectives linked to the specification features and a comprehensive test suite with ready-to-run tests to ensure support for the specification.

“The design team in our company has successfully used the Cadence VIP for NVMe while developing our products for the flash memory controller,” said Mr. Takehiko Tsuchiya, Group Manager, Design Technology Group, Design Technology Innovation Division at KIOXIA Corporation. “The NVMe 1.4 VIP is important for the development of the next generation of our products, supporting the need for a high-performance data interface.”

“The new NVMe 1.4 specification is designed to address the growing needs of enterprise systems that utilize PCIe-based solid-state storage,” said Moshik Rubin, Verification IP Product Management Group Director, System and Verification Group at Cadence. “Cadence is fully dedicated to supporting the latest standard to ensure customers have the tools they need to create differentiated end products. Our release of the first-to-market VIP for NVMe 1.4 is enabling early adopters of the protocol to reduce risk and ensure their designs comply with the specification while achieving the fastest path to IP and SoC verification closure.”

The Cadence VIP for NVMe 1.4 with TripleCheck technology is part of the Cadence Verification Suite and is optimized for Xcelium™ Parallel Logic Simulation, along with supported third-party simulators. The Verification Suite is comprised of best-in-class core engines, verification fabric technologies that support the Cadence Intelligent System Design strategy, enabling SoC design excellence.

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.comhttps://www.cadence.com/

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Analog Output, Isolated Current, & Voltage Sensing Using Isolation Amplifiers
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Simon Goodwin from Vishay and Amelia Dalton chat about analog output, and isolated current and voltage sensing using isolation amplifiers. Simon and Amelia also explore the fundamental principles of current and voltage sensing and the variety of voltage and current sensing solutions offered by Vishay that can get your next design up and running in no time.
Apr 27, 2026
16,064 views