industry news
Subscribe Now

Cadence Announces Complete, Silicon-Proven LPDDR5 IP Solution

Complete LPDDR5 IP Solution Includes Cadence PHY, Controller and Verification IP

SAN JOSE, Calif., March 4, 2019—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced early availability of the complete, silicon-proven Cadence® Denali® Gen2 IP for LPDDR5/4/4X in TSMC’s 7nm FinFET process technology. Offering up to 1.5X faster bandwidth than the fastest speed of LPDDR4 and LPDDR4X, the LPDDR5 standard enables high bandwidth with low power consumption, making it well suited for mobile computing, AI, IoT, cryptocurrency mining and automotive applications. The Cadence LPDDR5 IP solution consists of PHY, controller and Verification IP (VIP). For more information, please visit

Cadence’s first offering in the LPDDR5 design IP product line supports the pre-release LPDDR5 standard and LPDDR4/4X devices to allow maximum flexibility for end products with a range of performance/cost targets and long production runs. Because it is a single-vendor solution, the new Cadence LPDDR5 IP reduces integration challenges between the PHY, controller and the rest of the SoC. Cadence deploys proven design techniques that reuse technology from Cadence’s silicon-proven DDR designs, lowering customers’ risk when implementing LPDDR5 IP. The Cadence LPDDR5/4/4X controller is based on the industry-leading Denali DDR controller, and customers benefit from a full set of popular features for memory interfaces, such as support for Arm® AMBA® AXI buses and reliability features like in-line error correcting codes.

“Cadence’s demonstration of LPDDR5 design IP that is silicon proven in TSMC 7nm FinFET process technology enables many future chips that will embrace the LPDDR5 technology,” said Suk Lee, senior director of Design Infrastructure Management Division at TSMC. “TSMC’s 7nm process technology continues to be the 7nm process of choice for advanced designs, including mobile and automotive applications that LPDDR5 primarily focuses on.”

“Modern automotive and mobile applications require fast memory access to keep up with the rapid pace of industry innovation,” said Francisco Socal, senior product manager, Architecture and Technology Group at Arm. “The announcement of LPDDR5 design IP supporting AMBA protocols underscores our ongoing collaboration with Cadence and enables the ecosystem to deliver next-generation Arm-based processors uniquely designed for client and automotive applications.”

“Our LPDDR5 design IP in TSMC’s 7nm process technology is fully operational with available LPDDR5 modules,” said Amjad Qureshi, corporate vice president, R&D, design IP at Cadence. “Following our first-to-market LPDDR4, LPDDR4X, DDR5 and GDDR6 announcements, Cadence continues to execute on our strategy of being first to silicon with the most advanced memory technology interface IP. Cadence’s collaboration with leading DRAM providers enhances compatibility between customers’ SoCs and memory devices. Customers also benefit from Cadence’s single-vendor solution and silicon-proven design techniques leveraged through multiple generations of DDR/LPDDR designs, which together reduce customers’ interoperability risk and accelerate chip integration time.”

Cadence LPDDR5 IP is available now for customer engagements. Design files are ready for select customers to begin integration work with confidence that the Cadence LPDDR5 IP will work as intended in its application.

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at

Leave a Reply

featured blogs
Jun 5, 2020
'€œYou'€™ll know it when you see it.'€ Have you had that moment where you know what you want but don'€™t know what it is? So you start looking around the store, the internet, or your house to find it. To help you find those '€œknow it when you see it'€ solutions...
Jun 4, 2020
[From the last episode: We started this new with a broad introduction to machine learning.] While neuromorphic neural networks '€“ that is, ones that work the way our brains work '€“ may still be off in the future a ways, someone came up with a different way to emulate th...
Jun 2, 2020
It just struck me that I have only 37 years remaining to complete my Countdown Timer project before it becomes superfluous to requirements....

Featured Video

DesignWare 112G Ethernet PHY IP JTOL & ITOL Performance

Sponsored by Synopsys

This video shows the Synopsys 112G Ethernet PHY IP in TSMC’s N7 process passing the jitter and interference tolerance test at the IEEE-specified bit error rate (BER). The IP with leading power, performance, and area is available in a range of FinFET processes for high-performance computing SoCs.

Click here for more information

Featured Paper

Energy-Saving Piezo Haptic Driver is the Touch Sensor's Best Friend

Sponsored by Maxim Integrated

Haptic sensing technology, with its ability to render complex tactile experiences, is becoming popular in portable applications. Excessive power dissipation is a concern with current piezo haptic drivers' implementations. Although the piezoelectric actuator represents a capacitive load, considerable power is dissipated to drive it. This design solution reviews the shortcomings of current piezo haptic driver implementations and introduces a novel, regenerative, boost converter-based implementation that minimizes power dissipation, helping maximize the battery life of portables.

Click here to download the whitepaper

Featured Chalk Talk

ROHM BD71847AMWV PMIC for the NXP i.MM 8M Mini

Sponsored by Mouser Electronics and ROHM Semiconductor

Designing-in a power supply for today’s remarkable applications processors can be a hurdle for many embedded design teams. Creating a solutions that’s small, efficient, and inexpensive demands considerable engineering time and expertise. In this episode of Chalk Talk, Amelia Dalton chats with Kristopher Bahar of ROHM about some new power management ICs that are small, efficient, and inexpensive.

Click here for more information about ROHM Semiconductor BD71847AMWV Programmable Power Management IC